Home
last modified time | relevance | path

Searched refs:ILVL (Results 1 – 20 of 20) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsISelLowering.h186 ILVL, // Interleave left elements enumerator
DMipsSEISelLowering.cpp1923 return DAG.getNode(MipsISD::ILVL, DL, Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN()
2723 return DAG.getNode(MipsISD::ILVL, SDLoc(Op), ResTy, Ws, Wt); in lowerVECTOR_SHUFFLE_ILVL()
DMipsISelLowering.cpp216 case MipsISD::ILVL: return "MipsISD::ILVL"; in getTargetNodeName()
DMipsMSAInstrInfo.td52 def MipsILVL : SDNode<"MipsISD::ILVL", SDT_ILV>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsISelLowering.h232 ILVL, // Interleave left elements enumerator
DMipsScheduleP5600.td393 def : InstRW<[P5600WriteMSAShortLogic], (instregex "^(ILVR|ILVL)_[BHWD]$")>;
DMipsSEISelLowering.cpp1905 return DAG.getNode(MipsISD::ILVL, DL, Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN()
2814 return DAG.getNode(MipsISD::ILVL, SDLoc(Op), ResTy, Ws, Wt); in lowerVECTOR_SHUFFLE_ILVL()
DMipsScheduleGeneric.td996 def : InstRW<[GenericWriteMSAShortLogic], (instregex "^(ILVR|ILVL)_[BHWD]$")>;
DMipsISelLowering.cpp294 case MipsISD::ILVL: return "MipsISD::ILVL"; in getTargetNodeName()
DMipsMSAInstrInfo.td44 def MipsILVL : SDNode<"MipsISD::ILVL", SDT_ILV>;
/external/v8/src/mips/
Dconstants-mips.h882 ILVL = ((4U << 23) + 20), enumerator
Ddisasm-mips.cc2407 case ILVL: in DecodeTypeMsa3R()
Dsimulator-mips.cc5134 case ILVL: in Msa3RInstrHelper_shuffle()
5262 case ILVL: in DecodeTypeMsa3R()
Dassembler-mips.cc3488 V(ilvl, ILVL) \
/external/v8/src/mips64/
Dconstants-mips64.h916 ILVL = ((4U << 23) + 20), enumerator
Ddisasm-mips64.cc2721 case ILVL: in DecodeTypeMsa3R()
Dsimulator-mips64.cc5358 case ILVL: in Msa3RInstrHelper_shuffle()
5486 case ILVL: in DecodeTypeMsa3R()
Dassembler-mips64.cc3806 V(ilvl, ILVL) \
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenFastISel.inc3000 // FastEmit functions for MipsISD::ILVL.
3425 case MipsISD::ILVL: return fastEmit_MipsISD_ILVL_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
DMipsGenDAGISel.inc29624 /* 55663*/ /*SwitchOpcode*/ 52, TARGET_VAL(MipsISD::ILVL),// ->55718