Home
last modified time | relevance | path

Searched refs:ILVR (Results 1 – 20 of 20) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsISelLowering.h187 ILVR, // Interleave right elements enumerator
DMipsSEISelLowering.cpp1935 return DAG.getNode(MipsISD::ILVR, DL, Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN()
2674 return DAG.getNode(MipsISD::ILVR, SDLoc(Op), ResTy, Ws, Wt); in lowerVECTOR_SHUFFLE_ILVR()
DMipsISelLowering.cpp217 case MipsISD::ILVR: return "MipsISD::ILVR"; in getTargetNodeName()
DMipsMSAInstrInfo.td53 def MipsILVR : SDNode<"MipsISD::ILVR", SDT_ILV>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsISelLowering.h233 ILVR, // Interleave right elements enumerator
DMipsScheduleP5600.td393 def : InstRW<[P5600WriteMSAShortLogic], (instregex "^(ILVR|ILVL)_[BHWD]$")>;
DMipsSEISelLowering.cpp1917 return DAG.getNode(MipsISD::ILVR, DL, Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN()
2765 return DAG.getNode(MipsISD::ILVR, SDLoc(Op), ResTy, Ws, Wt); in lowerVECTOR_SHUFFLE_ILVR()
DMipsScheduleGeneric.td996 def : InstRW<[GenericWriteMSAShortLogic], (instregex "^(ILVR|ILVL)_[BHWD]$")>;
DMipsISelLowering.cpp295 case MipsISD::ILVR: return "MipsISD::ILVR"; in getTargetNodeName()
DMipsMSAInstrInfo.td45 def MipsILVR : SDNode<"MipsISD::ILVR", SDT_ILV>;
/external/v8/src/mips/
Dconstants-mips.h883 ILVR = ((5U << 23) + 20), enumerator
Ddisasm-mips.cc2410 case ILVR: in DecodeTypeMsa3R()
Dsimulator-mips.cc5138 case ILVR: in Msa3RInstrHelper_shuffle()
5263 case ILVR: in DecodeTypeMsa3R()
Dassembler-mips.cc3489 V(ilvr, ILVR) \
/external/v8/src/mips64/
Dconstants-mips64.h917 ILVR = ((5U << 23) + 20), enumerator
Ddisasm-mips64.cc2724 case ILVR: in DecodeTypeMsa3R()
Dsimulator-mips64.cc5362 case ILVR: in Msa3RInstrHelper_shuffle()
5487 case ILVR: in DecodeTypeMsa3R()
Dassembler-mips64.cc3807 V(ilvr, ILVR) \
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenFastISel.inc3096 // FastEmit functions for MipsISD::ILVR.
3427 case MipsISD::ILVR: return fastEmit_MipsISD_ILVR_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
DMipsGenDAGISel.inc29680 /* 55773*/ /*SwitchOpcode*/ 52, TARGET_VAL(MipsISD::ILVR),// ->55828