Home
last modified time | relevance | path

Searched refs:ISL_FORMAT_R16_UNORM (Results 1 – 17 of 17) sorted by relevance

/external/mesa3d/src/intel/vulkan/
Danv_formats.c171 fmt1(VK_FORMAT_R16_UNORM, ISL_FORMAT_R16_UNORM),
226 fmt1(VK_FORMAT_D16_UNORM, ISL_FORMAT_R16_UNORM),
355 y_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
356 chroma_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(BLUE, ZERO, ZERO, ZERO), 2, 2),
357 chroma_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(RED, ZERO, ZERO, ZERO), 2, 2)),
359 y_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
362 y_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
363 chroma_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(BLUE, ZERO, ZERO, ZERO), 2, 1),
364 chroma_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(RED, ZERO, ZERO, ZERO), 2, 1)),
366 y_plane(ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
[all …]
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_surface_formats.c62 [MESA_FORMAT_R_UNORM16] = ISL_FORMAT_R16_UNORM, in brw_isl_format_for_mesa_format()
263 render = ISL_FORMAT_R16_UNORM; in intel_screen_init_surface_formats()
459 return ISL_FORMAT_R16_UNORM; in translate_tex_format()
Dbrw_draw_upload.c138 ISL_FORMAT_R16_UNORM,
Dbrw_wm_surface_state.c519 format = ISL_FORMAT_R16_UNORM; in brw_update_texture_surface()
Dbrw_blorp.c218 return ISL_FORMAT_R16_UNORM; in brw_blorp_to_isl_format()
/external/mesa3d/src/intel/isl/
Disl_storage_image.c68 case ISL_FORMAT_R16_UNORM: in isl_is_storage_image_format()
183 case ISL_FORMAT_R16_UNORM: in isl_lower_storage_image_format()
Disl_gen8.c132 *image_align_el = info->format == ISL_FORMAT_R16_UNORM ? in isl_gen8_choose_image_alignment_el()
Disl_gen7.c332 *image_align_el = info->format == ISL_FORMAT_R16_UNORM ? in isl_gen7_choose_image_alignment_el()
Disl_emit_depth_stencil.c196 case ISL_FORMAT_R16_UNORM: in isl_genX()
Disl.h213 ISL_FORMAT_R16_UNORM = 266, enumerator
1624 (info->format == ISL_FORMAT_R16_UNORM); in isl_surf_info_is_z16()
Disl_surface_state.c589 case ISL_FORMAT_R16_UNORM: in isl_genX()
Disl.c2309 case ISL_FORMAT_R16_UNORM: in isl_surf_get_depth_format()
Disl_format.c718 case ISL_FORMAT_R16_UNORM: in isl_format_get_depth_format()
/external/mesa3d/src/intel/blorp/
Dblorp_clear.c572 if (gen == 8 && format == ISL_FORMAT_R16_UNORM) { in blorp_can_hiz_clear_depth()
Dblorp_blit.c1572 red_format = ISL_FORMAT_R16_UNORM; in surf_fake_rgb_with_red()
/external/mesa3d/src/intel/compiler/
Dbrw_fs_surface_builder.cpp211 case GL_R16: return ISL_FORMAT_R16_UNORM; in isl_format_for_gl_format()
/external/mesa3d/prebuilt-intermediates/isl/
Disl_format_layout.c2170 [ISL_FORMAT_R16_UNORM] = {
2171 .format = ISL_FORMAT_R16_UNORM,