Home
last modified time | relevance | path

Searched refs:ISL_TILING_Y0 (Results 1 – 15 of 15) sorted by relevance

/external/mesa3d/src/intel/isl/
Disl_drm.c43 case ISL_TILING_Y0: in isl_tiling_to_i915_tiling()
68 return ISL_TILING_Y0; in isl_tiling_from_i915_tiling()
88 .tiling = ISL_TILING_Y0,
93 .tiling = ISL_TILING_Y0,
Disl_gen7.c381 if (tiling == ISL_TILING_Y0 && in isl_gen7_choose_image_alignment_el()
Disl_emit_depth_stencil.c100 db.TileWalk = info->depth_surf->tiling == ISL_TILING_Y0 ? TILEWALK_YMAJOR : in isl_genX()
Disl_storage_image.c276 case ISL_TILING_Y0: in isl_surf_fill_image_param()
Disl_surface_state.c70 [ISL_TILING_Y0] = YMAJOR,
445 s.TileWalk = info->surf->tiling == ISL_TILING_Y0 ? TILEWALK_YMAJOR : in isl_genX()
Disl.c171 assert(tiling == ISL_TILING_X || tiling == ISL_TILING_Y0); in isl_tiling_get_info()
190 case ISL_TILING_Y0: in isl_tiling_get_info()
373 CHOOSE(ISL_TILING_Y0); in isl_surf_choose_tiling()
559 assert(tiling == ISL_TILING_Y0); in isl_choose_image_alignment_el()
1731 } else if (surf->tiling == ISL_TILING_Y0) { in isl_surf_get_ccs_surf()
Disl.h459 ISL_TILING_Y0, /**< Legacy Y tiling */ enumerator
474 #define ISL_TILING_Y0_BIT (1u << ISL_TILING_Y0)
/external/mesa3d/src/mesa/drivers/dri/i965/
Dintel_blit.c536 bool dst_y_tiled = dst_tiling == ISL_TILING_Y0; in intelEmitCopyBlit()
537 bool src_y_tiled = src_tiling == ISL_TILING_Y0; in intelEmitCopyBlit()
666 if (dst_tiling == ISL_TILING_Y0) in intelEmitImmediateColorExpandBlit()
825 const bool dst_y_tiled = mt->surf.tiling == ISL_TILING_Y0; in intel_miptree_set_alpha_to_one()
Dbrw_misc_state.c308 assert(devinfo->gen < 6 || depth_mt->surf.tiling == ISL_TILING_Y0); in brw_emit_depthbuffer()
309 assert(!hiz || depth_mt->surf.tiling == ISL_TILING_Y0); in brw_emit_depthbuffer()
Dintel_pixel_read.c134 irb->mt->surf.tiling != ISL_TILING_Y0)) { in intel_readpixels_tiled_memcpy()
Dintel_tiled_memcpy.c651 } else if (tiling == ISL_TILING_Y0) { in linear_to_tiled()
742 } else if (tiling == ISL_TILING_Y0) { in tiled_to_linear()
Dintel_tex_image.c235 image->mt->surf.tiling != ISL_TILING_Y0)) { in intel_texsubimage_tiled_memcpy()
688 image->mt->surf.tiling != ISL_TILING_Y0)) { in intel_gettexsubimage_tiled_memcpy()
Dintel_mipmap_tree.c120 return tiling == ISL_TILING_Y0; in intel_tiling_supports_ccs()
226 return tiling == ISL_TILING_Y0; in intel_tiling_supports_hiz()
544 tiling == ISL_TILING_Y0) in need_to_retile_as_x()
1383 case ISL_TILING_Y0: in intel_get_tile_dims()
1435 case ISL_TILING_Y0: in intel_miptree_get_aligned_offset()
3573 (devinfo->gen >= 6 && mt->surf.tiling == ISL_TILING_Y0) || in use_intel_mipree_map_blit()
Dbrw_wm_surface_state.c288 case ISL_TILING_Y0: in brw_get_surface_tiling_bits()
/external/mesa3d/src/intel/blorp/
Dblorp_blit.c1489 info->surf.tiling = ISL_TILING_Y0; in surf_retile_w_to_y()