Home
last modified time | relevance | path

Searched refs:LDD (Results 1 – 25 of 25) sorted by relevance

/external/ltp/testcases/commands/ldd/
Dldd0135 LDD=${LDD:=ldd}
46 …$LDD $LDDTESTFILE | grep -q -E "lddfile1.obj.so|lddfile2.obj.so|lddfile3.obj.so|lddfile4.obj.so|ld…
56 …$LDD -v $LDDTESTFILE | grep -q -E "GLIBC|lddfile1.obj.so|lddfile2.obj.so|lddfile3.obj.so|lddfile4.…
/external/harfbuzz_ng/src/
Dcheck-libstdc++.sh12 LDD=ldd
16 LDD="otool -L"
32 if $LDD $so | grep 'libstdc[+][+]\|libc[+][+]'; then
/external/llvm/test/CodeGen/SPARC/
Dvector-call.ll5 ; for the implementation of LDD
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SPARC/
Dvector-call.ll5 ; for the implementation of LDD
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/BPF/
DBPFInstrInfo.cpp70 LdOpc = BPF::LDD; in expandMEMCPY()
158 BuildMI(MBB, I, DL, get(BPF::LDD), DestReg).addFrameIndex(FI).addImm(0); in loadRegFromStackSlot()
DBPFInstrInfo.td394 def LDD : LOADi64<BPF_DW, "u64", load>;
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AVR/pseudo/
DLDDWRdPtrQ-same-src-dst.mir6 # where we are expanding a 16-bit LDD instruction where the source and
/external/llvm/lib/Target/BPF/
DBPFInstrInfo.cpp73 BuildMI(MBB, I, DL, get(BPF::LDD), DestReg).addFrameIndex(FI).addImm(0); in loadRegFromStackSlot()
DBPFInstrInfo.td350 def LDD : LOADi64<0x3, "ldd", load>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/
DAVRInstrFormats.td155 // [STD/LDD] P+q, Rr special encoding: <|10q0|qqtr|rrrr|pqqq>
156 // t = type (1 for STD, 0 for LDD)
DAVRDevices.td6 // :TODO: We define all devices with SRAM to have all variants of LD/ST/LDD/STD.
30 // LDD - two variants for Y and Z
DAVRInstrInfo.td143 /// Address operand for `reg+imm` used by STD and LDD.
239 // A special operand type for the LDD/STD instructions.
/external/llvm/lib/Target/AVR/
DAVRInstrFormats.td153 // [STD/LDD] P+q, Rr special encoding: <|10q0|qqtr|rrrr|pqqq>
154 // t = type (1 for STD, 0 for LDD)
DAVR.td23 // :TODO: We define all devices with SRAM to have all variants of LD/ST/LDD/STD.
48 // LDD - two variants for Y and Z
DAVRInstrInfo.td141 /// Address operand for `reg+imm` used by STD and LDD.
205 // A special operand type for the LDD/STD instructions.
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td284 // Aliases of the integer registers used for LDD/STD double-word operations
302 // Aliases of the co-processor registers used for LDD/STD double-word operations
DSparcInstrInfo.td507 defm LDD : LoadA<"ldd", 0b000011, 0b010011, load, IntPair, v2i32, IIC_ldd>;
/external/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td284 // Aliases of the integer registers used for LDD/STD double-word operations
302 // Aliases of the co-processor registers used for LDD/STD double-word operations
DSparcInstrInfo.td503 defm LDD : LoadA<"ldd", 0b000011, 0b010011, load, IntPair, v2i32, IIC_ldd>;
/external/pcre/dist2/src/sljit/
DsljitNativeSPARC_32.c237 … FAIL_IF(push_inst(compiler, LDD | DA(reg_index) | S1(SLJIT_SP) | IMM(float_offset), reg_index)); in call_with_args()
DsljitNativeSPARC_common.c158 #define LDD (OPC1(0x3) | OPC3(0x03)) macro
/external/ImageMagick/PerlMagick/t/reference/write/filter/
DSharpen.miff48 …Y�}v�kr�hp�q�rv���f��� ����������������������������( TG9\NAUL:WG9JG?QK8VG"LDD��Ţ�홛�����|��l���j��…
/external/cldr/tools/java/org/unicode/cldr/util/data/external/
D2013-1_UNLOCODE_CodeListPart2.csv3025 ,"GB","LDD","Liddington","Liddington","WIL","--3-----","AF","9704",,,
21319 ,"NL","LDD","Leiderdorp","Leiderdorp",,"--3-----","AF","9602",,,
D2013-1_UNLOCODE_CodeListPart3.csv6445 "X","SE","LDD","L�rudden","Lorudden","Y","1-------","XX","1301",,"6214N 01739E",""
18074 ,"US","LDD","Ladd","Ladd","IL","--3-----","RQ","9307",,,
D2013-1_UNLOCODE_CodeListPart1.csv21705 ,"DE","LDD","Loddenheide","Loddenheide",,"--3-----","RL","1107",,"5155N 00740E",
29424 ,"ES","LDD","Langa de Duero","Langa de Duero","SO","-2------","RQ","0907",,"4137N 03240W",
36743 ,"FR","LDD","La Chapelle-Devant-Bruyeres","La Chapelle-Devant-Bruyeres","88","--3-----","RL","0901"…