Home
last modified time | relevance | path

Searched refs:MCInst_getOperand (Results 1 – 23 of 23) sorted by relevance

/external/capstone/arch/Sparc/
DSparcGenAsmWriter.inc1219 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
1228 MCOperand_isImm(MCInst_getOperand(MI, 1)) &&
1229 MCOperand_getImm(MCInst_getOperand(MI, 1)) == 8) {
1235 MCOperand_isImm(MCInst_getOperand(MI, 1)) &&
1236 MCOperand_getImm(MCInst_getOperand(MI, 1)) == 0) {
1242 MCOperand_isImm(MCInst_getOperand(MI, 1)) &&
1243 MCOperand_getImm(MCInst_getOperand(MI, 1)) == 9) {
1249 MCOperand_isImm(MCInst_getOperand(MI, 1)) &&
1250 MCOperand_getImm(MCInst_getOperand(MI, 1)) == 1) {
1256 MCOperand_isImm(MCInst_getOperand(MI, 1)) &&
[all …]
DSparcInstPrinter.c113 if (!MCOperand_isReg(MCInst_getOperand(MI, 0))) in printSparcAliasInstr()
116 switch (MCOperand_getReg(MCInst_getOperand(MI, 0))) { in printSparcAliasInstr()
119 if (MCOperand_isImm(MCInst_getOperand(MI, 2)) && in printSparcAliasInstr()
120 MCOperand_getImm(MCInst_getOperand(MI, 2)) == 8) { in printSparcAliasInstr()
121 switch(MCOperand_getReg(MCInst_getOperand(MI, 1))) { in printSparcAliasInstr()
145 (!MCOperand_isReg(MCInst_getOperand(MI, 0))) || in printSparcAliasInstr()
146 (MCOperand_getReg(MCInst_getOperand(MI, 0)) != SP_FCC0)) in printSparcAliasInstr()
169 MCOperand *MO = MCInst_getOperand(MI, opNum); in printOperand()
306 MO = MCInst_getOperand(MI, opNum + 1); in printMemOperand()
326 int CC = (int)MCOperand_getImm(MCInst_getOperand(MI, opNum)) + 256; in printCCOperand()
/external/capstone/arch/PowerPC/
DPPCGenAsmWriter.inc4288 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
4297 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
4298 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 12 &&
4299 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
4306 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
4307 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 12 &&
4308 MCOperand_getReg(MCInst_getOperand(MI, 1)) == PPC_CR0) {
4314 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
4315 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 14 &&
4316 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
[all …]
DPPCInstPrinter.c88 unsigned char SH = (unsigned char)MCOperand_getImm(MCInst_getOperand(MI, 2)); in PPC_printInst()
89 unsigned char MB = (unsigned char)MCOperand_getImm(MCInst_getOperand(MI, 3)); in PPC_printInst()
90 unsigned char ME = (unsigned char)MCOperand_getImm(MCInst_getOperand(MI, 4)); in PPC_printInst()
128 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 2))) { in PPC_printInst()
138 unsigned char SH = (unsigned char)MCOperand_getImm(MCInst_getOperand(MI, 2)); in PPC_printInst()
139 unsigned char ME = (unsigned char)MCOperand_getImm(MCInst_getOperand(MI, 3)); in PPC_printInst()
158 int64_t bd = MCOperand_getImm(MCInst_getOperand(MI, 2)); in PPC_printInst()
160 MCOperand_setImm(MCInst_getOperand(MI, 2),bd); in PPC_printInst()
164 if (MCOperand_isImm(MCInst_getOperand(MI,0))) in PPC_printInst()
166 int64_t bd = MCOperand_getImm(MCInst_getOperand(MI, 0)); in PPC_printInst()
[all …]
/external/capstone/arch/AArch64/
DAArch64GenAsmWriter.inc7078 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
7087 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7088 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
7097 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7098 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
7100 MCOperand_isReg(MCInst_getOperand(MI, 2)) &&
7102 MCOperand_isImm(MCInst_getOperand(MI, 3)) &&
7103 MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {
7109 MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &&
7110 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
[all …]
DAArch64InstPrinter.c80 MCOperand *Op0 = MCInst_getOperand(MI, 0); in AArch64_printInst()
81 MCOperand *Op1 = MCInst_getOperand(MI, 1); in AArch64_printInst()
82 MCOperand *Op2 = MCInst_getOperand(MI, 2); in AArch64_printInst()
83 MCOperand *Op3 = MCInst_getOperand(MI, 3); in AArch64_printInst()
246 MCOperand *Op0 = MCInst_getOperand(MI, 0); // Op1 == Op0 in AArch64_printInst()
247 MCOperand *Op2 = MCInst_getOperand(MI, 2); in AArch64_printInst()
248 int ImmR = (int)MCOperand_getImm(MCInst_getOperand(MI, 3)); in AArch64_printInst()
249 int ImmS = (int)MCOperand_getImm(MCInst_getOperand(MI, 4)); in AArch64_printInst()
327 MCOperand *Op1 = MCInst_getOperand(MI, 0); in printSysAlias()
328 MCOperand *Cn = MCInst_getOperand(MI, 1); in printSysAlias()
[all …]
DAArch64Disassembler.c932 MCInst_addOperand2(Inst, MCInst_getOperand(Inst, 0)); in DecodeMoveImmInstruction()
/external/capstone/arch/ARM/
DARMGenAsmWriter.inc8694 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
8703 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
8705 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
8712 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
8714 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
8715 MCOperand_getReg(MCInst_getOperand(MI, 1)) == MCOperand_getReg(MCInst_getOperand(MI, 0))) {
8723 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
8725 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
8732 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
8734 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
[all …]
DARMInstPrinter.c415 switch (MCOperand_getImm(MCInst_getOperand(MI, 0))) { in ARM_printInst()
444 MCOperand *Dst = MCInst_getOperand(MI, 0); in ARM_printInst()
445 MCOperand *MO1 = MCInst_getOperand(MI, 1); in ARM_printInst()
446 MCOperand *MO2 = MCInst_getOperand(MI, 2); in ARM_printInst()
447 MCOperand *MO3 = MCInst_getOperand(MI, 3); in ARM_printInst()
483 MCOperand *Dst = MCInst_getOperand(MI, 0); in ARM_printInst()
484 MCOperand *MO1 = MCInst_getOperand(MI, 1); in ARM_printInst()
485 MCOperand *MO2 = MCInst_getOperand(MI, 2); in ARM_printInst()
529 if (MCOperand_getReg(MCInst_getOperand(MI, 0)) == ARM_SP && in ARM_printInst()
544 if (MCOperand_getReg(MCInst_getOperand(MI, 2)) == ARM_SP && in ARM_printInst()
[all …]
DARMDisassembler.c673 MCOperand_setImm(MCInst_getOperand(MI, i), CC); in UpdateThumbVFPPredicate()
675 MCOperand_setReg(MCInst_getOperand(MI, i+1), 0); in UpdateThumbVFPPredicate()
677 MCOperand_setReg(MCInst_getOperand(MI, i+1), ARM_CPSR); in UpdateThumbVFPPredicate()
745 Firstcond = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, 0)); in _Thumb_getInstruction()
746 Mask = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, 1)); in _Thumb_getInstruction()
1258 WritebackReg = MCOperand_getReg(MCInst_getOperand(Inst, 0)); in DecodeRegListOperand()
/external/capstone/arch/SystemZ/
DSystemZInstPrinter.c117 int64_t Value = MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printU4ImmOperand()
140 uint32_t Value = (uint32_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printU6ImmOperand()
157 int8_t Value = (int8_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printS8ImmOperand()
181 uint8_t Value = (uint8_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printU8ImmOperand()
198 int16_t Value = (int16_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printS16ImmOperand()
222 uint16_t Value = (uint16_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printU16ImmOperand()
239 int32_t Value = (int32_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printS32ImmOperand()
263 uint32_t Value = (uint32_t)MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printU32ImmOperand()
280 int64_t Value = MCOperand_getImm(MCInst_getOperand(MI, OpNum)); in printAccessRegOperand()
293 MCOperand *MO = MCInst_getOperand(MI, OpNum); in printPCRelOperand()
[all …]
/external/capstone/arch/X86/
DX86IntelInstPrinter.c188 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 7; in printSSECC()
212 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x1f; in printAVXCC()
252 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x3; in printRoundingControl()
273 MCOperand *Op = MCInst_getOperand(MI, OpNo); in _printOperand()
308 SegReg = MCInst_getOperand(MI, Op+1); in printSrcIdx()
412 MCOperand *DispSpec = MCInst_getOperand(MI, Op); in printMemOffset()
413 MCOperand *SegReg = MCInst_getOperand(MI, Op + 1); in printMemOffset()
542 MCOperand *Op = MCInst_getOperand(MI, OpNo); in printPCRelImm()
591 MCOperand *Op = MCInst_getOperand(MI, OpNo); in printOperand()
769 MCOperand *BaseReg = MCInst_getOperand(MI, Op + X86_AddrBaseReg); in printMemReference()
[all …]
DX86ATTInstPrinter.c166 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 7; in printSSECC()
190 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x1f; in printAVXCC()
230 int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x3; in printRoundingControl()
247 MCOperand *Op = MCInst_getOperand(MI, OpNo); in _printOperand()
282 SegReg = MCInst_getOperand(MI, Op+1); in printSrcIdx()
383 MCOperand *DispSpec = MCInst_getOperand(MI, Op); in printMemOffset()
384 MCOperand *SegReg = MCInst_getOperand(MI, Op+1); in printMemOffset()
455 MCOperand *Op = MCInst_getOperand(MI, OpNo); in printPCRelImm()
497 MCOperand *Op = MCInst_getOperand(MI, OpNo); in printOperand()
674 MCOperand *BaseReg = MCInst_getOperand(MI, Op + X86_AddrBaseReg); in printMemReference()
[all …]
DX86GenAsmWriter1_reduce.inc2773 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
2781 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
2782 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
2790 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
2791 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
DX86GenAsmWriter_reduce.inc3087 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
3095 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
3096 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
3104 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
3105 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
DX86GenAsmWriter.inc15653 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
15662 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
15663 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
15671 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
15672 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
15680 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
DX86GenAsmWriter1.inc15050 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
15059 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
15060 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
15068 MCOperand_isImm(MCInst_getOperand(MI, 0)) &&
15069 MCOperand_getImm(MCInst_getOperand(MI, 0)) == 10) {
15077 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
/external/capstone/arch/Mips/
DMipsInstPrinter.c107 return (MCOperand_isReg(MCInst_getOperand(MI, OpNo)) && in isReg()
108 MCOperand_getReg(MCInst_getOperand(MI, OpNo)) == R); in isReg()
191 Op = MCInst_getOperand(MI, OpNo); in printOperand()
247 MCOperand *MO = MCInst_getOperand(MI, opNum); in printUnsignedImm()
272 MCOperand *MO = MCInst_getOperand(MI, opNum); in printUnsignedImm8()
314 MCOperand *MO = MCInst_getOperand(MI, opNum); in printFCCOperand()
DMipsGenAsmWriter.inc5061 …ss_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))
5070 MCOperand_isReg(MCInst_getOperand(MI, 0)) &&
5072 MCOperand_isReg(MCInst_getOperand(MI, 1)) &&
5074 MCOperand_getReg(MCInst_getOperand(MI, 2)) == Mips_ZERO) {
5082 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5090 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5098 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5106 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_CC0) {
5114 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
5122 MCOperand_getReg(MCInst_getOperand(MI, 0)) == Mips_FCC0) {
[all …]
DMipsDisassembler.c1305 int Pos = (int)MCOperand_getImm(MCInst_getOperand(Inst, 2)); in DecodeInsSize()
/external/capstone/
DMCInst.h126 MCOperand *MCInst_getOperand(MCInst *inst, unsigned i);
DMCInst.c64 MCOperand *MCInst_getOperand(MCInst *inst, unsigned i) in MCInst_getOperand() function
/external/capstone/arch/XCore/
DXCoreInstPrinter.c240 _printOperand(MI, MCInst_getOperand(MI, OpNum), O); in printOperand()