/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/ |
D | unpredictable-MVN-arm.txt | 3 # A8.8.116 MVN (register) 4 # MVN(S)<c> <Rd>, <Rm>{, <shift>} 11 # MVN r2, r3 ; with bit 16 == 1 => Unpredictable 16 # A8.8.117 MVN (register-shifted register) 17 # MVN(S)<c> <Rd>, <Rm>, <type> <Rs> 25 # MVN r5, pc, lsl r7 30 # MVN pc, r6, lsl r7 35 # MVN r5, r6, lsl pc
|
/external/guice/util/ |
D | compareBuilds.sh | 25 MVN=./core/target/guice-$version-SNAPSHOT.jar 27 compareJars "$ANT" "$MVN" $extension 32 MVN=./extensions/$extension/target/guice-$extension-$version-SNAPSHOT.jar 33 compareJars "$ANT" "$MVN" $extension 41 MVN=$2 48 cp $MVN tmp$$/mvn.jar
|
/external/protobuf/ |
D | tests.sh | 116 MVN="$MVN -e -X --offline -Dmaven.repo.local=$MAVEN_LOCAL_REPOSITORY" 124 MVN="mvn --batch-mode" 132 cd $dir && $MVN clean && $MVN test 141 cd java && $MVN test && $MVN install 142 cd util && $MVN package assembly:single 150 cd javanano && $MVN test && cd ..
|
/external/vixl/test/aarch32/config/ |
D | cond-rd-operand-rn-t32.json | 47 "Mvn", // MVN<c>{<q>} <Rd>, <Rm> ; T1 48 // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2 154 // Special case for MVN in an IT block, both register operands 160 "Mvn" // MVN<c>{<q>} <Rd>, <Rm> ; T1
|
D | cond-rd-operand-const-a32.json | 33 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; A1 77 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; A1
|
D | cond-rd-operand-const-t32.json | 36 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; T1
|
D | cond-rd-operand-rn-shift-rs-a32.json | 33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm>, <shift> <Rs> ; A1
|
D | cond-rd-operand-rn-shift-amount-1to31-a32.json | 33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
|
D | cond-rd-operand-rn-shift-amount-1to32-a32.json | 33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
|
D | cond-rd-operand-rn-a32.json | 41 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
|
D | cond-rd-operand-rn-shift-amount-1to31-t32.json | 38 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2
|
D | cond-rd-operand-rn-shift-amount-1to32-t32.json | 39 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2
|
/external/protobuf/jenkins/docker/ |
D | Dockerfile | 105 ENV MVN mvn --batch-mode 114 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO -P lite && \ 115 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO && \ 117 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO
|
/external/libxaac/decoder/armv8/ |
D | ixheaacd_shiftrountine_with_round_eld.s | 47 MVN w6, w6 51 MVN w7, w7
|
D | ixheaacd_pre_twiddle.s | 64 MVN w5, w5 103 MVN w9, w9 108 MVN w8, w5
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/ |
D | negative-immediates.s | 38 MVN r0, #0xFFFFFF00 41 # CHECK-DISABLED: MVN 161 MVN r0, #0xFFFFFF00 164 # CHECK-DISABLED: MVN
|
/external/libxaac/decoder/armv7/ |
D | ixheaacd_shiftrountine_with_rnd_eld.s | 20 MVN r6, r6 @negate32(add32(i2, r2)) 27 MVN r7, r7 @negate32(add32(i1, r1))
|
D | ixheaacd_pre_twiddle_compute.s | 40 MVN R5, R5 53 MVN R9, R9 60 MVN R8, R5
|
D | ixheaacd_post_twiddle_overlap.s | 69 MVN R5, R7 85 MVN R8, R8 117 MVN R11, R11 166 MVN R9, R10
|
/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/ |
D | mvn.ll | 1 ; Tests MVN instruction. 141 ; ********* Use of MVN ********
|
/external/pcre/dist2/src/sljit/ |
D | sljitNativeARM_32.c | 100 #define MVN 0xe1e00000 macro 1034 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op() 1055 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op() 1072 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op() 1078 …return push_inst(compiler, ((flags & INV_IMM) ? MOV : MVN) | (flags & SET_FLAGS) | RD(dst) | src2); in emit_single_op() 1080 return push_inst(compiler, MVN | (flags & SET_FLAGS) | RD(dst) | RM(src2)); in emit_single_op() 1295 FAIL_IF(push_inst(compiler, (positive ? MOV : MVN) | RD(reg) | imm1)); in generate_int() 1317 return push_inst(compiler, MVN | RD(reg) | tmp); in load_immediate() 2518 return push_inst(compiler, ((MVN | RD(dst_reg) | tmp) & ~COND_MASK) | cc); in sljit_emit_cmov()
|
/external/tremolo/Tremolo/ |
D | bitwiseARM.s | 128 @MVN r0,#0 ; return -1 366 MVN r1,#0 @ r1 = -1 = bitsLeftInSegment 368 @MVN r0,#0 ; return -1
|
D | dpen.s | 55 MVN r0,#0 @ return -1 394 MVN r0,#0 452 MVN r0, #0 @ return -1
|
/external/v8/src/arm/ |
D | constants-arm.h | 136 MVN = 15 << 21 // Move Not. enumerator
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | thumb1.txt | 287 # MVN
|