Home
last modified time | relevance | path

Searched refs:MVN (Results 1 – 25 of 92) sorted by relevance

1234

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dunpredictable-MVN-arm.txt3 # A8.8.116 MVN (register)
4 # MVN(S)<c> <Rd>, <Rm>{, <shift>}
11 # MVN r2, r3 ; with bit 16 == 1 => Unpredictable
16 # A8.8.117 MVN (register-shifted register)
17 # MVN(S)<c> <Rd>, <Rm>, <type> <Rs>
25 # MVN r5, pc, lsl r7
30 # MVN pc, r6, lsl r7
35 # MVN r5, r6, lsl pc
/external/guice/util/
DcompareBuilds.sh25 MVN=./core/target/guice-$version-SNAPSHOT.jar
27 compareJars "$ANT" "$MVN" $extension
32 MVN=./extensions/$extension/target/guice-$extension-$version-SNAPSHOT.jar
33 compareJars "$ANT" "$MVN" $extension
41 MVN=$2
48 cp $MVN tmp$$/mvn.jar
/external/protobuf/
Dtests.sh116 MVN="$MVN -e -X --offline -Dmaven.repo.local=$MAVEN_LOCAL_REPOSITORY"
124 MVN="mvn --batch-mode"
132 cd $dir && $MVN clean && $MVN test
141 cd java && $MVN test && $MVN install
142 cd util && $MVN package assembly:single
150 cd javanano && $MVN test && cd ..
/external/vixl/test/aarch32/config/
Dcond-rd-operand-rn-t32.json47 "Mvn", // MVN<c>{<q>} <Rd>, <Rm> ; T1
48 // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2
154 // Special case for MVN in an IT block, both register operands
160 "Mvn" // MVN<c>{<q>} <Rd>, <Rm> ; T1
Dcond-rd-operand-const-a32.json33 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; A1
77 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; A1
Dcond-rd-operand-const-t32.json36 "Mvn", // MVN{<c>}{<q>} <Rd>, #<const> ; T1
Dcond-rd-operand-rn-shift-rs-a32.json33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm>, <shift> <Rs> ; A1
Dcond-rd-operand-rn-shift-amount-1to31-a32.json33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
Dcond-rd-operand-rn-shift-amount-1to32-a32.json33 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
Dcond-rd-operand-rn-a32.json41 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; A1
Dcond-rd-operand-rn-shift-amount-1to31-t32.json38 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2
Dcond-rd-operand-rn-shift-amount-1to32-t32.json39 "Mvn", // MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount> } ; T2
/external/protobuf/jenkins/docker/
DDockerfile105 ENV MVN mvn --batch-mode
114 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO -P lite && \
115 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO && \
117 $MVN install dependency:go-offline -Dmaven.repo.local=$MAVEN_REPO
/external/libxaac/decoder/armv8/
Dixheaacd_shiftrountine_with_round_eld.s47 MVN w6, w6
51 MVN w7, w7
Dixheaacd_pre_twiddle.s64 MVN w5, w5
103 MVN w9, w9
108 MVN w8, w5
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dnegative-immediates.s38 MVN r0, #0xFFFFFF00
41 # CHECK-DISABLED: MVN
161 MVN r0, #0xFFFFFF00
164 # CHECK-DISABLED: MVN
/external/libxaac/decoder/armv7/
Dixheaacd_shiftrountine_with_rnd_eld.s20 MVN r6, r6 @negate32(add32(i2, r2))
27 MVN r7, r7 @negate32(add32(i1, r1))
Dixheaacd_pre_twiddle_compute.s40 MVN R5, R5
53 MVN R9, R9
60 MVN R8, R5
Dixheaacd_post_twiddle_overlap.s69 MVN R5, R7
85 MVN R8, R8
117 MVN R11, R11
166 MVN R9, R10
/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/
Dmvn.ll1 ; Tests MVN instruction.
141 ; ********* Use of MVN ********
/external/pcre/dist2/src/sljit/
DsljitNativeARM_32.c100 #define MVN 0xe1e00000 macro
1034 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op()
1055 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op()
1072 return push_inst(compiler, ((flags & INV_IMM) ? MVN : MOV) | RD(dst) | src2); in emit_single_op()
1078 …return push_inst(compiler, ((flags & INV_IMM) ? MOV : MVN) | (flags & SET_FLAGS) | RD(dst) | src2); in emit_single_op()
1080 return push_inst(compiler, MVN | (flags & SET_FLAGS) | RD(dst) | RM(src2)); in emit_single_op()
1295 FAIL_IF(push_inst(compiler, (positive ? MOV : MVN) | RD(reg) | imm1)); in generate_int()
1317 return push_inst(compiler, MVN | RD(reg) | tmp); in load_immediate()
2518 return push_inst(compiler, ((MVN | RD(dst_reg) | tmp) & ~COND_MASK) | cc); in sljit_emit_cmov()
/external/tremolo/Tremolo/
DbitwiseARM.s128 @MVN r0,#0 ; return -1
366 MVN r1,#0 @ r1 = -1 = bitsLeftInSegment
368 @MVN r0,#0 ; return -1
Ddpen.s55 MVN r0,#0 @ return -1
394 MVN r0,#0
452 MVN r0, #0 @ return -1
/external/v8/src/arm/
Dconstants-arm.h136 MVN = 15 << 21 // Move Not. enumerator
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dthumb1.txt287 # MVN

1234