Home
last modified time | relevance | path

Searched refs:Multu (Results 1 – 15 of 15) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsISelLowering.h85 Multu, enumerator
DMipsSEISelLowering.cpp366 case ISD::UMUL_LOHI: return lowerMulDiv(Op, MipsISD::Multu, true, true, DAG); in LowerOperation()
368 case ISD::MULHU: return lowerMulDiv(Op, MipsISD::Multu, false, true, DAG); in LowerOperation()
1547 return lowerDSPIntr(Op, DAG, MipsISD::Multu); in lowerINTRINSIC_WO_CHAIN()
DMipsISelLowering.cpp131 case MipsISD::Multu: return "MipsISD::Multu"; in getTargetNodeName()
DMipsInstrInfo.td99 def MipsMultu : SDNode<"MipsISD::Multu", SDT_MipsMultDiv>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsISelLowering.h136 Multu, enumerator
DMipsSEISelLowering.cpp452 case ISD::UMUL_LOHI: return lowerMulDiv(Op, MipsISD::Multu, true, true, DAG); in LowerOperation()
454 case ISD::MULHU: return lowerMulDiv(Op, MipsISD::Multu, false, true, DAG); in LowerOperation()
1531 return lowerDSPIntr(Op, DAG, MipsISD::Multu); in lowerINTRINSIC_WO_CHAIN()
DMipsISelLowering.cpp212 case MipsISD::Multu: return "MipsISD::Multu"; in getTargetNodeName()
DMipsInstrInfo.td105 def MipsMultu : SDNode<"MipsISD::Multu", SDT_MipsMultDiv>;
/external/swiftshader/third_party/subzero/src/
DIceInstMIPS32.h254 Multu, enumerator
1258 using InstMIPS32Multu = InstMIPS32ThreeAddrGPR<InstMIPS32::Multu>;
/external/v8/src/mips/
Dmacro-assembler-mips.h437 DEFINE_INSTRUCTION2(Multu);
Dmacro-assembler-mips.cc569 void TurboAssembler::Multu(Register rs, const Operand& rt) { in Multu() function in v8::internal::TurboAssembler
/external/v8/src/mips64/
Dmacro-assembler-mips64.h449 DEFINE_INSTRUCTION2(Multu);
Dmacro-assembler-mips64.cc589 void TurboAssembler::Multu(Register rs, const Operand& rt) { in Multu() function in v8::internal::TurboAssembler
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenFastISel.inc3209 // FastEmit functions for MipsISD::Multu.
3430 case MipsISD::Multu: return fastEmit_MipsISD_Multu_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
DMipsGenDAGISel.inc24904 /* 46287*/ /*SwitchOpcode*/ 56, TARGET_VAL(MipsISD::Multu),// ->46346