Home
last modified time | relevance | path

Searched refs:NAND_CMD_READSTART (Results 1 – 18 of 18) sorted by relevance

/external/u-boot/drivers/mtd/nand/
Dfsl_elbc_spl.c61 (NAND_CMD_READSTART << FCR_CMD1_SHIFT)); in nand_spl_load_image()
Dam335x_spl_bch.c111 hwctrl(mtd, NAND_CMD_READSTART, in nand_command()
Dfsl_ifc_spl.c179 (NAND_CMD_READSTART << IFC_NAND_FCR0_CMD1_SHIFT)); in nand_spl_load_image()
Dmxc_nand_spl.c220 nfc_nand_command(NAND_CMD_READSTART); in nfc_nand_read_page()
Dnand_spl_simple.c100 hwctrl(mtd, NAND_CMD_READSTART, in nand_command()
Dvf610_nfc.c385 NAND_CMD_READSTART, READ_PAGE_CMD_CODE); in vf610_nfc_command()
395 NAND_CMD_READSTART, READ_PAGE_CMD_CODE); in vf610_nfc_command()
Dmxs_nand_spl.c38 chip->cmd_ctrl(mtd, NAND_CMD_READSTART, NAND_CLE); in mxs_nand_command()
Dlpc32xx_nand_mlc.c631 writel(NAND_CMD_READSTART, &lpc32xx_nand_mlc_registers->cmd); in read_single_page()
Dpxa3xx_nand.c769 info->ndcb0 |= NDCB0_DBC | (NAND_CMD_READSTART << 8); in prepare_set_command()
771 info->ndcb0 |= NDCB0_DBC | (NAND_CMD_READSTART << 8) in prepare_set_command()
Dfsl_elbc_nand.c261 (NAND_CMD_READSTART << FCR_CMD1_SHIFT)); in fsl_elbc_do_read()
Dtegra_nand.c307 writel(NAND_CMD_READSTART, &info->reg->cmd_reg2); in nand_command()
Dfsl_ifc_nand.c376 (NAND_CMD_READSTART << IFC_NAND_FCR0_CMD1_SHIFT)); in fsl_ifc_do_read()
Dzynq_nand.c155 {NAND_CMD_READ0, NAND_CMD_READSTART, 5, ZYNQ_NAND_CMD_PHASE},
Darasan_nfc.c133 {NAND_CMD_READ0, NAND_CMD_READSTART, NAND_ADDR_CYCL_BOTH,
Dmxc_nand.c1088 send_cmd(host, NAND_CMD_READSTART);
Datmel_nand.c1274 hwctrl(mtd, NAND_CMD_READSTART, NAND_CTRL_CLE | NAND_CTRL_CHANGE); in nand_command()
Dnand_base.c776 chip->cmd_ctrl(mtd, NAND_CMD_READSTART, in nand_command_lp()
/external/u-boot/include/linux/mtd/
Drawnand.h100 #define NAND_CMD_READSTART 0x30 macro