Home
last modified time | relevance | path

Searched refs:PHYS_SDRAM_2 (Results 1 – 25 of 40) sorted by relevance

12

/external/u-boot/arch/arm/mach-imx/mx5/
Dmx53_dram.c30 gd->ram_size += get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init()
40 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
41 gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init_banksize()
/external/u-boot/board/armadeus/apf27/
Dapf27.c189 gd->ram_size += get_ram_size((void *)PHYS_SDRAM_2, in dram_init()
200 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
202 gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2, in dram_init_banksize()
215 ramtop = PHYS_SDRAM_2 + get_ram_size((void *)PHYS_SDRAM_2, in board_get_usable_ram_top()
Dlowlevel_init.S129 ldr r1, =PHYS_SDRAM_2+ACFG_SDRAM_PRECHARGE_ALL_VAL
135 ldr r4, =PHYS_SDRAM_2 /* CSD1 base address */
146 ldr r4, =PHYS_SDRAM_2+ACFG_SDRAM_MODE_REGISTER_VAL
150 ldr r4, =PHYS_SDRAM_2+ACFG_SDRAM_EXT_MODE_REGISTER_VAL
/external/u-boot/board/samsung/smdkv310/
Dsmdkv310.c47 + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE) in dram_init()
59 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
60 gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, in dram_init_banksize()
/external/u-boot/board/armltd/vexpress64/
Dvexpress64.c76 #ifdef PHYS_SDRAM_2 in dram_init_banksize()
77 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
Dpcie.c111 xr3pci_set_atr_entry(base, PHYS_SDRAM_2, PHYS_SDRAM_2, in xr3pci_setup_atr()
/external/u-boot/board/mini-box/picosam9g45/
Dpicosam9g45.c278 + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init()
288 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
289 gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, in dram_init_banksize()
/external/u-boot/board/freescale/mx53smd/
Dmx53smd.c26 size2 = get_ram_size((void *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init()
37 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
/external/u-boot/board/armltd/vexpress/
Dvexpress_common.c118 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
120 get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init_banksize()
/external/u-boot/board/compulab/cm_fx6/
Dspl.c237 bank2_size = get_ram_size((long int *)PHYS_SDRAM_2, 0x80000000); in cm_fx6_spl_dram_init()
262 bank2_size = get_ram_size((long int *)PHYS_SDRAM_2, in cm_fx6_spl_dram_init()
/external/u-boot/include/configs/
Dti_omap3_common.h47 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 macro
Ddragonboard820c.h22 #define PHYS_SDRAM_2 0x100000000 macro
Domap3_zoom1.h122 #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_2 + \
Dsniper.h43 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 macro
Dmx53smd.h105 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
Dsmdkv310.h57 #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE) macro
Dmx53cx9020.h146 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
Dpicosam9g45.h72 #define PHYS_SDRAM_2 ATMEL_BASE_CS6 /* on DDRSDRC0 */ macro
Dexynos7420-common.h51 #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE) macro
Dmx53ard.h160 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
Dtao3530.h163 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 macro
Dmx53loco.h156 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
/external/u-boot/board/freescale/mx35pdk/
Dmx35pdk.c43 size2 = get_ram_size((void *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init()
55 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
/external/u-boot/board/ge/mx53ppd/
Dmx53ppd.c71 mx53_dram_size[1] = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init()
83 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
/external/u-boot/board/freescale/mx53ard/
Dmx53ard.c28 size2 = get_ram_size((void *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init()
39 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()

12