• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3  * (C) Copyright 2006-2008
4  * Texas Instruments.
5  * Richard Woodruff <r-woodruff2@ti.com>
6  * Syed Mohammed Khasim <x0khasim@ti.com>
7  * Nishanth Menon <nm@ti.com>
8  *
9  * Configuration settings for the TI OMAP3430 Zoom MDK board.
10  */
11 
12 #ifndef __CONFIG_H
13 #define __CONFIG_H
14 
15 #define CONFIG_NR_DRAM_BANKS	2	/* CS1 may or may not be populated */
16 #include <asm/arch/cpu.h>		/* get chip and board defs */
17 #include <asm/arch/omap.h>
18 #include <configs/ti_omap3_common.h>
19 
20 /* Remove SPL boot option - we do not support that on LDP yet */
21 
22 /* Generic NAND definition conflicts with debug_base */
23 #undef CONFIG_SYS_NAND_BASE
24 
25 #define CONFIG_MISC_INIT_R
26 
27 #define CONFIG_REVISION_TAG		1
28 
29 #define CONFIG_ENV_SIZE			(128 << 10)	/* 128 KiB */
30 
31 /*
32  * Hardware drivers
33  */
34 
35 /* USB device configuration */
36 #define CONFIG_USB_DEVICE		1
37 #define CONFIG_USB_TTY			1
38 /* Change these to suit your needs */
39 #define CONFIG_USBD_VENDORID		0x0451
40 #define CONFIG_USBD_PRODUCTID		0x5678
41 #define CONFIG_USBD_MANUFACTURER	"Texas Instruments"
42 #define CONFIG_USBD_PRODUCT_NAME	"Zoom1"
43 
44 #if defined(CONFIG_CMD_NAND)
45 /* NAND: SPL falcon mode configs */
46 #ifdef CONFIG_SPL_OS_BOOT
47 #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS	0x280000
48 #endif
49 #endif
50 
51 /*
52  * TWL4030
53  */
54 #define CONFIG_TWL4030_LED		1
55 
56 /*
57  * Board NAND Info.
58  */
59 #define CONFIG_SYS_NAND_ADDR		NAND_BASE	/* physical address */
60 							/* to access nand */
61 #define CONFIG_SYS_NAND_BASE		NAND_BASE	/* physical address */
62 							/* to access nand at */
63 							/* CS0 */
64 
65 /* Environment information */
66 
67 #define CONFIG_EXTRA_ENV_SETTINGS \
68 	"loadaddr=0x82000000\0" \
69 	"fdtaddr=0x80f80000\0" \
70 	"bootfile=uImage\0" \
71 	"fdtfile=omap3-ldp.dtb\0" \
72 	"bootdir=/\0" \
73 	"bootpart=0:1\0" \
74 	"usbtty=cdc_acm\0" \
75 	"console=ttyO2,115200n8\0" \
76 	"mmcdev=0\0" \
77 	"videomode=1024x768@60,vxres=1024,vyres=768\0" \
78 	"videospec=omapfb:vram:2M,vram:4M\0" \
79 	"mmcargs=setenv bootargs console=${console} " \
80 		"video=${videospec},mode:${videomode} " \
81 		"root=/dev/mmcblk0p2 rw " \
82 		"rootfstype=ext3 rootwait\0" \
83 	"nandargs=setenv bootargs console=${console} " \
84 		"video=${videospec},mode:${videomode} " \
85 		"root=/dev/mtdblock4 rw " \
86 		"rootfstype=jffs2\0" \
87 	"loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
88 	"bootscript=echo Running bootscript from mmc ...; " \
89 		"source ${loadaddr}\0" \
90 	"loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
91 	"loadfdt=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
92 	"loadzimage=setenv bootfile zImage; if run loadimage; then run loadfdt;fi\0"\
93 	"mmcboot=echo Booting from mmc ...; " \
94 		"run mmcargs; " \
95 		"bootm ${loadaddr}\0" \
96 	"mmczboot=echo Booting from mmc ...; " \
97 		"run mmcargs; " \
98 		"bootz ${loadaddr} - ${fdtaddr}\0" \
99 	"nandboot=echo Booting from nand ...; " \
100 		"run nandargs; " \
101 		"nand read ${loadaddr} 280000 400000; " \
102 		"bootm ${loadaddr}\0" \
103 
104 #define CONFIG_BOOTCOMMAND \
105 	"mmc dev ${mmcdev}; if mmc rescan; then " \
106 		"if run loadbootscript; then " \
107 			"run bootscript; " \
108 		"else " \
109 			"if run loadimage; then " \
110 				"run mmcboot; " \
111 			"else if run loadzimage; then " \
112 				"run mmczboot; " \
113 			"else run nandboot; " \
114 			"fi; fi;" \
115 		"fi; " \
116 	"else run nandboot; fi"
117 
118 /*
119  * Miscellaneous configurable options
120  */
121 #define CONFIG_SYS_MEMTEST_START	(PHYS_SDRAM_1)	/* memtest */
122 #define CONFIG_SYS_MEMTEST_END		(PHYS_SDRAM_2 + \
123 					0x01F00000) /* 31MB */
124 
125 /*-----------------------------------------------------------------------
126  * FLASH and environment organization
127  */
128 
129 /* **** PISMO SUPPORT *** */
130 #if defined(CONFIG_CMD_NAND)
131 #define CONFIG_SYS_FLASH_BASE		NAND_BASE
132 #endif
133 
134 /* Monitor at start of flash */
135 #define CONFIG_SYS_MONITOR_BASE		CONFIG_SYS_FLASH_BASE
136 #define CONFIG_SYS_ONENAND_BASE		ONENAND_MAP
137 
138 #define ONENAND_ENV_OFFSET		0x260000 /* environment starts here */
139 
140 #define CONFIG_SYS_ENV_SECT_SIZE	(128 << 10)	/* 128 KiB */
141 #define CONFIG_ENV_OFFSET		0x260000
142 #define CONFIG_ENV_ADDR			0x260000
143 
144 #endif				/* __CONFIG_H */
145