Home
last modified time | relevance | path

Searched refs:PMB_ADDR_BASE (Results 1 – 9 of 9) sorted by relevance

/external/u-boot/board/renesas/sh7753evb/
Dlowlevel_init.S374 PMB_ADDR_SPIBOOT_A: .long PMB_ADDR_BASE(0)
375 PMB_ADDR_DDR_N1_A: .long PMB_ADDR_BASE(1)
376 PMB_ADDR_DDR_C1_A: .long PMB_ADDR_BASE(5)
377 PMB_ADDR_ENTRY2: .long PMB_ADDR_BASE(2)
378 PMB_ADDR_ENTRY3: .long PMB_ADDR_BASE(3)
379 PMB_ADDR_ENTRY4: .long PMB_ADDR_BASE(4)
380 PMB_ADDR_ENTRY6: .long PMB_ADDR_BASE(6)
381 PMB_ADDR_ENTRY7: .long PMB_ADDR_BASE(7)
382 PMB_ADDR_ENTRY8: .long PMB_ADDR_BASE(8)
383 PMB_ADDR_ENTRY9: .long PMB_ADDR_BASE(9)
[all …]
Dsh7753evb.c140 writel(0, PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
145 writel(mk_pmb_addr_val(0xa0), PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
147 writel(mk_pmb_addr_val(0xb0), PMB_ADDR_BASE(2)); in set_pmb_on_board_init()
149 writel(mk_pmb_addr_val(0xb8), PMB_ADDR_BASE(3)); in set_pmb_on_board_init()
151 writel(mk_pmb_addr_val(0x80), PMB_ADDR_BASE(4)); in set_pmb_on_board_init()
153 writel(mk_pmb_addr_val(0x90), PMB_ADDR_BASE(6)); in set_pmb_on_board_init()
155 writel(mk_pmb_addr_val(0x98), PMB_ADDR_BASE(7)); in set_pmb_on_board_init()
/external/u-boot/board/renesas/sh7752evb/
Dlowlevel_init.S405 PMB_ADDR_SPIBOOT_A: .long PMB_ADDR_BASE(0)
406 PMB_ADDR_DDR_N1_A: .long PMB_ADDR_BASE(1)
407 PMB_ADDR_DDR_C1_A: .long PMB_ADDR_BASE(5)
408 PMB_ADDR_ENTRY2: .long PMB_ADDR_BASE(2)
409 PMB_ADDR_ENTRY3: .long PMB_ADDR_BASE(3)
410 PMB_ADDR_ENTRY4: .long PMB_ADDR_BASE(4)
411 PMB_ADDR_ENTRY6: .long PMB_ADDR_BASE(6)
412 PMB_ADDR_ENTRY7: .long PMB_ADDR_BASE(7)
413 PMB_ADDR_ENTRY8: .long PMB_ADDR_BASE(8)
414 PMB_ADDR_ENTRY9: .long PMB_ADDR_BASE(9)
[all …]
Dsh7752evb.c132 writel(0, PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
137 writel(mk_pmb_addr_val(0xa0), PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
139 writel(mk_pmb_addr_val(0xb0), PMB_ADDR_BASE(2)); in set_pmb_on_board_init()
141 writel(mk_pmb_addr_val(0xb8), PMB_ADDR_BASE(3)); in set_pmb_on_board_init()
143 writel(mk_pmb_addr_val(0x80), PMB_ADDR_BASE(4)); in set_pmb_on_board_init()
145 writel(mk_pmb_addr_val(0x90), PMB_ADDR_BASE(6)); in set_pmb_on_board_init()
147 writel(mk_pmb_addr_val(0x98), PMB_ADDR_BASE(7)); in set_pmb_on_board_init()
/external/u-boot/board/renesas/sh7757lcr/
Dlowlevel_init.S504 PMB_ADDR_SPIBOOT_A: .long PMB_ADDR_BASE(0)
505 PMB_ADDR_DDR_N1_A: .long PMB_ADDR_BASE(1)
506 PMB_ADDR_DDR_C1_A: .long PMB_ADDR_BASE(5)
507 PMB_ADDR_ENTRY2: .long PMB_ADDR_BASE(2)
508 PMB_ADDR_ENTRY3: .long PMB_ADDR_BASE(3)
509 PMB_ADDR_ENTRY4: .long PMB_ADDR_BASE(4)
510 PMB_ADDR_ENTRY6: .long PMB_ADDR_BASE(6)
511 PMB_ADDR_ENTRY7: .long PMB_ADDR_BASE(7)
512 PMB_ADDR_ENTRY8: .long PMB_ADDR_BASE(8)
513 PMB_ADDR_ENTRY9: .long PMB_ADDR_BASE(9)
[all …]
Dsh7757lcr.c193 writel(0, PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
198 writel(mk_pmb_addr_val(0xa0), PMB_ADDR_BASE(0)); in set_pmb_on_board_init()
200 writel(mk_pmb_addr_val(0xb0), PMB_ADDR_BASE(2)); in set_pmb_on_board_init()
202 writel(mk_pmb_addr_val(0xb8), PMB_ADDR_BASE(3)); in set_pmb_on_board_init()
204 writel(mk_pmb_addr_val(0x80), PMB_ADDR_BASE(4)); in set_pmb_on_board_init()
206 writel(mk_pmb_addr_val(0x90), PMB_ADDR_BASE(6)); in set_pmb_on_board_init()
208 writel(mk_pmb_addr_val(0x98), PMB_ADDR_BASE(7)); in set_pmb_on_board_init()
/external/u-boot/board/renesas/sh7785lcr/
Dsh7785lcr.c41 writel(0, PMB_ADDR_BASE(0)); in do_pmb()
43 writel(0, PMB_ADDR_BASE(1)); in do_pmb()
45 writel(0, PMB_ADDR_BASE(2)); in do_pmb()
49 writel(mk_pmb_addr_val(0x80), PMB_ADDR_BASE(8)); in do_pmb()
51 writel(mk_pmb_addr_val(0xa0), PMB_ADDR_BASE(12)); in do_pmb()
Dlowlevel_init.S312 PMB_ADDR_FLASH_A: .long PMB_ADDR_BASE(0)
313 PMB_ADDR_CPLD_A: .long PMB_ADDR_BASE(1)
314 PMB_ADDR_USB_A: .long PMB_ADDR_BASE(2)
315 PMB_ADDR_DDR_C1_A: .long PMB_ADDR_BASE(9)
316 PMB_ADDR_DDR_C2_A: .long PMB_ADDR_BASE(10)
317 PMB_ADDR_DDR_C3_A: .long PMB_ADDR_BASE(11)
318 PMB_ADDR_DDR_N1_A: .long PMB_ADDR_BASE(13)
319 PMB_ADDR_DDR_N2_A: .long PMB_ADDR_BASE(14)
320 PMB_ADDR_DDR_N3_A: .long PMB_ADDR_BASE(15)
/external/u-boot/arch/sh/include/asm/
Dcpu_sh4.h68 #define PMB_ADDR_BASE(entry) (PMB_ADDR_ARRAY + (entry << PMB_ADDR_ENTRY)) macro