Home
last modified time | relevance | path

Searched refs:PPC970_Unit (Results 1 – 21 of 21) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCHazardRecognizers.cpp65 PPCII::PPC970_Unit
86 return (PPCII::PPC970_Unit)(TSFlags & PPCII::PPC970_Mask); in GetInstrType()
130 PPCII::PPC970_Unit InstrType = in getHazardType()
229 PPCII::PPC970_Unit InstrType = in EmitInstruction()
DPPCInstr64Bit.td67 let isCall = 1, PPC970_Unit = 7,
93 let isCall = 1, PPC970_Unit = 7,
192 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
204 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
211 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
261 let PPC970_Unit = 1 in { // FXU Operations.
481 let canFoldAsLoad = 1, PPC970_Unit = 2 in {
511 let canFoldAsLoad = 1, PPC970_Unit = 2 in {
552 let canFoldAsLoad = 1, PPC970_Unit = 2 in {
587 let PPC970_Unit = 2 in {
[all …]
DPPCInstrFormats.td30 bits<3> PPC970_Unit = 0;
37 let TSFlags{5-3} = PPC970_Unit;
45 class PPC970_Unit_Pseudo { bits<3> PPC970_Unit = 0; }
46 class PPC970_Unit_FXU { bits<3> PPC970_Unit = 1; }
47 class PPC970_Unit_LSU { bits<3> PPC970_Unit = 2; }
48 class PPC970_Unit_FPU { bits<3> PPC970_Unit = 3; }
49 class PPC970_Unit_CRU { bits<3> PPC970_Unit = 4; }
50 class PPC970_Unit_VALU { bits<3> PPC970_Unit = 5; }
51 class PPC970_Unit_VPERM { bits<3> PPC970_Unit = 6; }
52 class PPC970_Unit_BRU { bits<3> PPC970_Unit = 7; }
DPPCInstrInfo.td405 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in {
418 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
434 let isCall = 1, PPC970_Unit = 7,
459 let isCall = 1, PPC970_Unit = 7,
503 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
510 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
517 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
652 let canFoldAsLoad = 1, PPC970_Unit = 2 in {
711 let canFoldAsLoad = 1, PPC970_Unit = 2 in {
747 let PPC970_Unit = 2 in {
[all …]
DPPCHazardRecognizers.h62 PPCII::PPC970_Unit GetInstrType(unsigned Opcode,
DPPCInstrInfo.h52 enum PPC970_Unit { enum
DPPCInstrAltivec.td228 let canFoldAsLoad = 1, PPC970_Unit = 2 in { // Loads.
255 let PPC970_Unit = 2 in { // Stores.
273 let PPC970_Unit = 5 in { // VALU Operations.
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCHazardRecognizers.cpp280 PPCII::PPC970_Unit
295 return (PPCII::PPC970_Unit)(TSFlags & PPCII::PPC970_Mask); in GetInstrType()
338 PPCII::PPC970_Unit InstrType = in getHazardType()
396 PPCII::PPC970_Unit InstrType = in EmitInstruction()
DPPCHazardRecognizers.h91 PPCII::PPC970_Unit GetInstrType(unsigned Opcode,
DPPCInstr64Bit.td74 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in {
100 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
118 let isCall = 1, PPC970_Unit = 7, Defs = [LR8] in {
165 let isCall = 1, PPC970_Unit = 7, isCodeGenOnly = 1,
181 let isCall = 1, PPC970_Unit = 7, Defs = [LR8], Uses = [RM] in
287 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
293 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
299 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
421 let PPC970_Unit = 1 in { // FXU Operations.
897 let PPC970_Unit = 2 in {
[all …]
DPPCInstrFormats.td32 bits<3> PPC970_Unit = 0;
39 let TSFlags{5-3} = PPC970_Unit;
68 class PPC970_Unit_Pseudo { bits<3> PPC970_Unit = 0; }
69 class PPC970_Unit_FXU { bits<3> PPC970_Unit = 1; }
70 class PPC970_Unit_LSU { bits<3> PPC970_Unit = 2; }
71 class PPC970_Unit_FPU { bits<3> PPC970_Unit = 3; }
72 class PPC970_Unit_CRU { bits<3> PPC970_Unit = 4; }
73 class PPC970_Unit_VALU { bits<3> PPC970_Unit = 5; }
74 class PPC970_Unit_VPERM { bits<3> PPC970_Unit = 6; }
75 class PPC970_Unit_BRU { bits<3> PPC970_Unit = 7; }
[all …]
DPPCInstrInfo.h52 enum PPC970_Unit { enum
DPPCInstrInfo.td1286 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in {
1314 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
1404 let isCall = 1, hasCtrlDep = 1, isCodeGenOnly = 1, PPC970_Unit = 7 in {
1411 let isCall = 1, PPC970_Unit = 7, Defs = [LR] in {
1528 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
1533 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1539 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1569 let PPC970_Unit = 7 in {
1840 let PPC970_Unit = 2 in {
1943 let PPC970_Unit = 2, mayLoad = 1, mayStore = 0 in {
[all …]
DPPCInstrAltivec.td410 let PPC970_Unit = 2, mayLoad = 1, mayStore = 0 in { // Loads.
437 let PPC970_Unit = 2, mayStore = 1, mayLoad = 0 in { // Stores.
455 let PPC970_Unit = 5 in { // VALU Operations.
/external/llvm/lib/Target/PowerPC/
DPPCHazardRecognizers.cpp280 PPCII::PPC970_Unit
295 return (PPCII::PPC970_Unit)(TSFlags & PPCII::PPC970_Mask); in GetInstrType()
338 PPCII::PPC970_Unit InstrType = in getHazardType()
396 PPCII::PPC970_Unit InstrType = in EmitInstruction()
DPPCHazardRecognizers.h91 PPCII::PPC970_Unit GetInstrType(unsigned Opcode,
DPPCInstr64Bit.td84 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in {
110 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
128 let isCall = 1, PPC970_Unit = 7, Defs = [LR8] in {
175 let isCall = 1, PPC970_Unit = 7, isCodeGenOnly = 1,
191 let isCall = 1, PPC970_Unit = 7, Defs = [LR8], Uses = [RM] in
280 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
286 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
292 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
414 let PPC970_Unit = 1 in { // FXU Operations.
771 let PPC970_Unit = 2 in {
[all …]
DPPCInstrFormats.td32 bits<3> PPC970_Unit = 0;
39 let TSFlags{5-3} = PPC970_Unit;
56 class PPC970_Unit_Pseudo { bits<3> PPC970_Unit = 0; }
57 class PPC970_Unit_FXU { bits<3> PPC970_Unit = 1; }
58 class PPC970_Unit_LSU { bits<3> PPC970_Unit = 2; }
59 class PPC970_Unit_FPU { bits<3> PPC970_Unit = 3; }
60 class PPC970_Unit_CRU { bits<3> PPC970_Unit = 4; }
61 class PPC970_Unit_VALU { bits<3> PPC970_Unit = 5; }
62 class PPC970_Unit_VPERM { bits<3> PPC970_Unit = 6; }
63 class PPC970_Unit_BRU { bits<3> PPC970_Unit = 7; }
[all …]
DPPCInstrInfo.h52 enum PPC970_Unit { enum
DPPCInstrInfo.td1147 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in {
1175 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7 in {
1259 let isCall = 1, hasCtrlDep = 1, isCodeGenOnly = 1, PPC970_Unit = 7 in {
1266 let isCall = 1, PPC970_Unit = 7, Defs = [LR] in {
1383 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1,
1388 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1394 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
1424 let PPC970_Unit = 7 in {
1640 let PPC970_Unit = 2 in {
1737 let PPC970_Unit = 2 in {
[all …]
DPPCInstrAltivec.td409 let PPC970_Unit = 2 in { // Loads.
436 let PPC970_Unit = 2 in { // Stores.
454 let PPC970_Unit = 5 in { // VALU Operations.