| /external/llvm/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 81 RCInfo &RCI = RegClass[RC->getID()]; in compute() local
86 if (!RCI.Order) in compute()
87 RCI.Order.reset(new MCPhysReg[NumRegs]); in compute()
112 RCI.Order[N++] = PhysReg; in compute()
116 RCI.NumRegs = N + CSRAlias.size(); in compute()
117 assert (RCI.NumRegs <= NumRegs && "Allocation order larger than regclass"); in compute()
125 RCI.Order[N++] = PhysReg; in compute()
130 if (StressRA && RCI.NumRegs > StressRA) in compute()
131 RCI.NumRegs = StressRA; in compute()
136 if (Super != RC && getNumAllocatableRegs(Super) > RCI.NumRegs) in compute()
[all …]
|
| D | TargetRegisterInfo.cpp | 217 for (SuperRegClassIterator RCI(B, this); RCI.isValid(); ++RCI) in getMatchingSuperRegClass() local
218 if (RCI.getSubReg() == Idx) in getMatchingSuperRegClass()
221 return firstCommonClass(RCI.getMask(), A->getSubClassMask(), this); in getMatchingSuperRegClass()
|
| D | ShrinkWrap.cpp | 101 RegisterClassInfo RCI; member in __anon967e77880111::ShrinkWrap
161 RCI.runOnMachineFunction(MF); in init()
238 UseOrDefCSR = RCI.getLastCalleeSavedAlias(PhysReg); in INITIALIZE_PASS_DEPENDENCY()
|
| D | PostRASchedulerList.cpp | 208 const RegisterClassInfo &RCI, in SchedulePostRATDList() argument
225 (AntiDepBreaker *)new AggressiveAntiDepBreaker(MF, RCI, CriticalPathRCs) : in SchedulePostRATDList()
227 (AntiDepBreaker *)new CriticalAntiDepBreaker(MF, RCI) : nullptr)); in SchedulePostRATDList()
|
| D | AggressiveAntiDepBreaker.h | 128 const RegisterClassInfo &RCI,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 93 RCInfo &RCI = RegClass[RC->getID()]; in compute() local
98 if (!RCI.Order) in compute()
99 RCI.Order.reset(new MCPhysReg[NumRegs]); in compute()
124 RCI.Order[N++] = PhysReg; in compute()
128 RCI.NumRegs = N + CSRAlias.size(); in compute()
129 assert(RCI.NumRegs <= NumRegs && "Allocation order larger than regclass"); in compute()
137 RCI.Order[N++] = PhysReg; in compute()
142 if (StressRA && RCI.NumRegs > StressRA) in compute()
143 RCI.NumRegs = StressRA; in compute()
148 if (Super != RC && getNumAllocatableRegs(Super) > RCI.NumRegs) in compute()
[all …]
|
| D | TargetRegisterInfo.cpp | 278 for (SuperRegClassIterator RCI(B, this); RCI.isValid(); ++RCI) in getMatchingSuperRegClass() local
279 if (RCI.getSubReg() == Idx) in getMatchingSuperRegClass()
282 return firstCommonClass(RCI.getMask(), A->getSubClassMask(), this); in getMatchingSuperRegClass()
|
| D | ShrinkWrap.cpp | 112 RegisterClassInfo RCI; member in __anonc8f018e00111::ShrinkWrap
189 RCI.runOnMachineFunction(MF); in init()
284 RCI.getLastCalleeSavedAlias(PhysReg); in INITIALIZE_PASS_DEPENDENCY()
|
| D | PostRASchedulerList.cpp | 208 const RegisterClassInfo &RCI, in SchedulePostRATDList() argument
225 (AntiDepBreaker *)new AggressiveAntiDepBreaker(MF, RCI, CriticalPathRCs) : in SchedulePostRATDList()
227 (AntiDepBreaker *)new CriticalAntiDepBreaker(MF, RCI) : nullptr)); in SchedulePostRATDList()
|
| D | CriticalAntiDepBreaker.h | 75 CriticalAntiDepBreaker(MachineFunction& MFi, const RegisterClassInfo &RCI);
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 71 RCInfo &RCI = RegClass[RC->getID()]; in compute() local
76 if (!RCI.Order) in compute()
77 RCI.Order.reset(new unsigned[NumRegs]); in compute()
94 RCI.Order[N++] = PhysReg; in compute()
96 RCI.NumRegs = N + CSRAlias.size(); in compute()
97 assert (RCI.NumRegs <= NumRegs && "Allocation order larger than regclass"); in compute()
100 std::copy(CSRAlias.begin(), CSRAlias.end(), &RCI.Order[N]); in compute()
104 if (Super != RC && getNumAllocatableRegs(Super) > RCI.NumRegs) in compute()
105 RCI.ProperSubClass = true; in compute()
109 for (unsigned I = 0; I != RCI.NumRegs; ++I) in compute()
[all …]
|
| D | AllocationOrder.cpp | 28 : Begin(0), End(0), Pos(0), RCI(RegClassInfo), OwnedBegin(false) { in AllocationOrder()
55 if (!RCI.isReserved(Order[i])) in AllocationOrder()
65 ArrayRef<unsigned> O = RCI.getOrder(RC); in AllocationOrder()
72 !RC->contains(Hint) || RCI.isReserved(Hint))) in AllocationOrder()
|
| D | RegisterClassInfo.h | 65 const RCInfo &RCI = RegClass[RC->getID()]; in get() local
66 if (Tag != RCI.Tag) in get()
68 return RCI; in get()
|
| D | AllocationOrder.h | 29 const RegisterClassInfo &RCI; variable
|
| D | RegAllocLinearScan.cpp | 407 for (TargetRegisterInfo::regclass_iterator RCI = tri_->regclass_begin(), in INITIALIZE_PASS_DEPENDENCY() local
408 E = tri_->regclass_end(); RCI != E; ++RCI) { in INITIALIZE_PASS_DEPENDENCY()
409 RelatedRegClasses.insert(*RCI); in INITIALIZE_PASS_DEPENDENCY()
410 for (TargetRegisterClass::iterator I = (*RCI)->begin(), E = (*RCI)->end(); in INITIALIZE_PASS_DEPENDENCY()
418 RelatedRegClasses.unionSets(PRC, *RCI); in INITIALIZE_PASS_DEPENDENCY()
420 PRC = *RCI; in INITIALIZE_PASS_DEPENDENCY()
|
| D | PostRASchedulerList.cpp | 185 AliasAnalysis *AA, const RegisterClassInfo &RCI, in SchedulePostRATDList() argument
197 (AntiDepBreaker *)new AggressiveAntiDepBreaker(MF, RCI, CriticalPathRCs) : in SchedulePostRATDList()
199 (AntiDepBreaker *)new CriticalAntiDepBreaker(MF, RCI) : NULL)); in SchedulePostRATDList()
|
| D | AggressiveAntiDepBreaker.h | 134 const RegisterClassInfo &RCI,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | RegisterClassInfo.h | 75 const RCInfo &RCI = RegClass[RC->getID()]; in get() local
76 if (Tag != RCI.Tag) in get()
78 return RCI; in get()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | RegisterClassInfo.h | 71 const RCInfo &RCI = RegClass[RC->getID()]; in get() local
72 if (Tag != RCI.Tag) in get()
74 return RCI; in get()
|
| D | RegisterPressure.h | 343 const RegisterClassInfo *RCI;
381 MF(nullptr), TRI(nullptr), RCI(nullptr), LIS(nullptr), MBB(nullptr), P(rp),
385 MF(nullptr), TRI(nullptr), RCI(nullptr), LIS(nullptr), MBB(nullptr), P(rp),
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | ConstantHoisting.cpp | 149 for (auto const &RCI : ConstInfo.RebasedConstants) in findConstantInsertionPoint() local
150 for (auto const &U : RCI.Uses) in findConstantInsertionPoint()
561 for (auto const &RCI : ConstInfo.RebasedConstants) { in emitBaseConstants() local
563 for (auto const &U : RCI.Uses) in emitBaseConstants()
564 emitBaseConstants(Base, RCI.Offset, U); in emitBaseConstants()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/Scalar/ |
| D | ConstantHoisting.cpp | 299 for (auto const &RCI : ConstInfo.RebasedConstants) in findConstantInsertionPoint() local
300 for (auto const &U : RCI.Uses) in findConstantInsertionPoint()
730 for (auto const &RCI : ConstInfo.RebasedConstants) { in emitBaseConstants() local
731 for (auto const &U : RCI.Uses) { in emitBaseConstants()
739 emitBaseConstants(Base, RCI.Offset, U); in emitBaseConstants()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Analysis/ |
| D | CGSCCPassManager.h | 369 for (auto RCI = CG.postorder_ref_scc_begin(),
371 RCI != RCE;) {
385 RCWorklist.insert(&*RCI++);
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64A57FPLoadBalancing.cpp | 117 RegisterClassInfo RCI; member in __anon29e4c6140111::AArch64A57FPLoadBalancing
326 RCI.runOnMachineFunction(F); in runOnMachineFunction()
534 auto Ord = RCI.getOrder(TRI->getRegClass(RegClassID)); in scavengeRegister()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64A57FPLoadBalancing.cpp | 113 RegisterClassInfo RCI; member in __anon7a5bb96c0111::AArch64A57FPLoadBalancing
322 RCI.runOnMachineFunction(F); in runOnMachineFunction()
521 auto Ord = RCI.getOrder(TRI->getRegClass(RegClassID)); in scavengeRegister()
|