/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/ADT/ |
D | SparseBitVector.h | 240 void intersectWithComplement(const SparseBitVectorElement &RHS1, in intersectWithComplement() 247 Bits[i] = RHS1.Bits[i] & ~RHS2.Bits[i]; in intersectWithComplement() 683 void intersectWithComplement(const SparseBitVector<ElementSize> &RHS1, in intersectWithComplement() argument 686 if (this == &RHS1) { in intersectWithComplement() 691 intersectWithComplement(RHS1, RHS2Copy); in intersectWithComplement() 697 ElementListConstIter Iter1 = RHS1.Elements.begin(); in intersectWithComplement() 702 if (RHS1.Elements.empty()) in intersectWithComplement() 707 if (Iter1 == RHS1.Elements.end()) in intersectWithComplement() 726 std::copy(Iter1, RHS1.Elements.end(), std::back_inserter(Elements)); in intersectWithComplement() 729 void intersectWithComplement(const SparseBitVector<ElementSize> *RHS1, in intersectWithComplement() argument [all …]
|
/external/llvm/include/llvm/ADT/ |
D | SparseBitVector.h | 232 void intersectWithComplement(const SparseBitVectorElement &RHS1, 239 Bits[i] = RHS1.Bits[i] & ~RHS2.Bits[i]; 697 void intersectWithComplement(const SparseBitVector<ElementSize> &RHS1, 700 if (this == &RHS1) { 705 intersectWithComplement(RHS1, RHS2Copy); 711 ElementListConstIter Iter1 = RHS1.Elements.begin(); 716 if (RHS1.Elements.empty()) 721 if (Iter1 == RHS1.Elements.end()) 747 while (Iter1 != RHS1.Elements.end()) { 755 void intersectWithComplement(const SparseBitVector<ElementSize> *RHS1, [all …]
|
/external/swiftshader/third_party/LLVM/include/llvm/ADT/ |
D | SparseBitVector.h | 254 void intersectWithComplement(const SparseBitVectorElement &RHS1, 261 Bits[i] = RHS1.Bits[i] & ~RHS2.Bits[i]; 691 void intersectWithComplement(const SparseBitVector<ElementSize> &RHS1, 696 ElementListConstIter Iter1 = RHS1.Elements.begin(); 701 if (RHS1.Elements.empty()) 706 if (Iter1 == RHS1.Elements.end()) 732 while (Iter1 != RHS1.Elements.end()) { 742 void intersectWithComplement(const SparseBitVector<ElementSize> *RHS1, 744 intersectWithComplement(*RHS1, *RHS2);
|
/external/llvm/lib/Transforms/Scalar/ |
D | GuardWidening.cpp | 410 ConstantInt *RHS0, *RHS1; in widenCondCommon() local 414 match(Cond1, m_ICmp(Pred1, m_Specific(LHS), m_ConstantInt(RHS1)))) { in widenCondCommon() 419 ConstantRange::makeExactICmpRegion(Pred1, RHS1->getValue()); in widenCondCommon()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/Scalar/ |
D | GuardWidening.cpp | 467 ConstantInt *RHS0, *RHS1; in widenCondCommon() local 471 match(Cond1, m_ICmp(Pred1, m_Specific(LHS), m_ConstantInt(RHS1)))) { in widenCondCommon() 476 ConstantRange::makeExactICmpRegion(Pred1, RHS1->getValue()); in widenCondCommon()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/InstCombine/ |
D | InstCombineAndOrXor.cpp | 1088 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); in foldLogicOfFCmps() local 1091 if (LHS0 == RHS1 && RHS0 == LHS1) { in foldLogicOfFCmps() 1094 std::swap(RHS0, RHS1); in foldLogicOfFCmps() 1111 if (LHS0 == RHS0 && LHS1 == RHS1) { in foldLogicOfFCmps() 1125 if (match(LHS1, m_PosZeroFP()) && match(RHS1, m_PosZeroFP())) in foldLogicOfFCmps() 2361 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); in foldXorOfICmps() local 2367 PredR == CmpInst::ICMP_SGT && match(RHS1, m_AllOnes())) || in foldXorOfICmps() 2369 PredR == CmpInst::ICMP_SLT && match(RHS1, m_Zero()))) { in foldXorOfICmps() 2376 PredR == CmpInst::ICMP_SLT && match(RHS1, m_Zero())) || in foldXorOfICmps() 2378 PredR == CmpInst::ICMP_SGT && match(RHS1, m_AllOnes()))) { in foldXorOfICmps()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Analysis/ |
D | InstructionSimplify.cpp | 1699 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); in simplifyAndOrOfFCmps() local 1714 if ((isKnownNeverNaN(LHS0) && (LHS1 == RHS0 || LHS1 == RHS1)) || in simplifyAndOrOfFCmps() 1715 (isKnownNeverNaN(LHS1) && (LHS0 == RHS0 || LHS0 == RHS1))) in simplifyAndOrOfFCmps() 1726 if ((isKnownNeverNaN(RHS0) && (RHS1 == LHS0 || RHS1 == LHS1)) || in simplifyAndOrOfFCmps() 1727 (isKnownNeverNaN(RHS1) && (RHS0 == LHS0 || RHS0 == LHS1))) in simplifyAndOrOfFCmps()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
D | AVRISelLowering.cpp | 570 SDValue RHS1 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, RHS_0, in getAVRCmp() local 584 Cmp = DAG.getNode(AVRISD::CMPC, DL, MVT::Glue, LHS1, RHS1, Cmp); in getAVRCmp()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 3773 SDValue RHS1 = Op.getOperand(1); in isSaturatingConditional() local 3790 SDValue *K1 = isa<ConstantSDNode>(LHS1) ? &LHS1 : isa<ConstantSDNode>(RHS1) in isSaturatingConditional() 3791 ? &RHS1 in isSaturatingConditional() 3797 SDValue V1Tmp = (K1 && *K1 == LHS1) ? RHS1 : LHS1; in isSaturatingConditional() 3817 isLowerSaturate(LHS1, RHS1, TrueVal1, FalseVal1, CC1, *K1) in isSaturatingConditional() 3822 isUpperSaturate(LHS1, RHS1, TrueVal1, FalseVal1, CC1, *K1) in isSaturatingConditional() 4045 SDValue RHS1, RHS2; in OptimizeVFPBrcond() local 4047 expandf64Toi32(RHS, DAG, RHS1, RHS2); in OptimizeVFPBrcond() 4053 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond() 8364 unsigned RHS1 = MI.getOperand(3).getReg(); in EmitInstrWithCustomInserter() local [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 4303 SDValue RHS1 = Op.getOperand(1); in isSaturatingConditional() local 4320 SDValue *K1 = isa<ConstantSDNode>(LHS1) ? &LHS1 : isa<ConstantSDNode>(RHS1) in isSaturatingConditional() 4321 ? &RHS1 in isSaturatingConditional() 4327 SDValue V1Tmp = (K1 && *K1 == LHS1) ? RHS1 : LHS1; in isSaturatingConditional() 4347 isLowerSaturate(LHS1, RHS1, TrueVal1, FalseVal1, CC1, *K1) in isSaturatingConditional() 4353 isUpperSaturate(LHS1, RHS1, TrueVal1, FalseVal1, CC1, *K1) in isSaturatingConditional() 4653 SDValue RHS1, RHS2; in OptimizeVFPBrcond() local 4655 expandf64Toi32(RHS, DAG, RHS1, RHS2); in OptimizeVFPBrcond() 4661 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond() 9401 unsigned RHS1 = MI.getOperand(3).getReg(); in EmitInstrWithCustomInserter() local [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 2922 SDValue RHS1, RHS2; in OptimizeVFPBrcond() local 2924 expandf64Toi32(RHS, DAG, RHS1, RHS2); in OptimizeVFPBrcond() 2928 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond() 6199 unsigned RHS1 = MI->getOperand(3).getReg(); in EmitInstrWithCustomInserter() local 6203 .addReg(LHS1).addReg(RHS1)); in EmitInstrWithCustomInserter()
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 8445 SDValue RHS1 = Extract128BitVector(RHS, Idx0, DAG, dl); in Lower256IntVSETCC() local 8452 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1, CC), in Lower256IntVSETCC() 9799 SDValue RHS1 = Extract128BitVector(RHS, Idx0, DAG, dl); in Lower256IntArith() local 9806 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1), in Lower256IntArith()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 15123 SDValue RHS1 = extract128BitVector(RHS, 0, DAG, dl); in Lower256IntVSETCC() local 15130 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1, CC), in Lower256IntVSETCC() 19227 SDValue RHS1 = extract128BitVector(RHS, 0, DAG, dl); in Lower256IntArith() local 19234 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1), in Lower256IntArith() 19256 SDValue RHS1 = extract256BitVector(RHS, 0, DAG, dl); in Lower512IntArith() local 19263 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1), in Lower512IntArith()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 18255 SDValue RHS1 = extract128BitVector(RHS, 0, DAG, dl); in Lower256IntVSETCC() local 18262 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1, CC), in Lower256IntVSETCC() 22441 SDValue RHS1 = extract128BitVector(RHS, 0, DAG, dl); in Lower256IntArith() local 22448 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1), in Lower256IntArith() 22470 SDValue RHS1 = extract256BitVector(RHS, 0, DAG, dl); in Lower512IntArith() local 22477 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS1, RHS1), in Lower512IntArith()
|