Home
last modified time | relevance | path

Searched refs:SC_RSTCTRL6 (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/arch/arm/mach-uniphier/clk/
Dclk-ld20.c18 tmp = readl(SC_RSTCTRL6); in uniphier_ld20_clk_init()
20 writel(tmp, SC_RSTCTRL6); in uniphier_ld20_clk_init()
Dclk-pxs3.c18 tmp = readl(SC_RSTCTRL6); in uniphier_pxs3_clk_init()
20 writel(tmp, SC_RSTCTRL6); in uniphier_pxs3_clk_init()
Dclk-pxs2.c33 tmp = readl(SC_RSTCTRL6); in uniphier_pxs2_clk_init()
35 writel(tmp, SC_RSTCTRL6); in uniphier_pxs2_clk_init()
/external/u-boot/arch/arm/mach-uniphier/
Dsc64-regs.h18 #define SC_RSTCTRL6 (SC_BASE_ADDR | 0x2014) macro
Dsc-regs.h70 #define SC_RSTCTRL6 (SC_BASE_ADDR | 0x2014) macro