Home
last modified time | relevance | path

Searched refs:SGMII_FM1_DTSEC1 (Results 1 – 25 of 39) sorted by relevance

12

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dt2080_serdes.c21 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
23 {0xBC, {PCIE3, PCIE3, SGMII_FM1_DTSEC1,
25 {0xC8, {PCIE3, SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC1,
28 {0xD6, {PCIE3, SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC1,
35 {0xF2, {PCIE3, SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC1,
37 {0xF8, {PCIE3, SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC1,
39 {0xFA, {PCIE3, SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC1,
43 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
46 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
50 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
[all …]
Db4860_serdes.c93 {0x17, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
96 {0x18, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
99 {0x1D, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
102 {0x2A, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
105 {0x2B, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
108 {0x30, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
112 {0x48, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
115 {0x49, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
118 {0x4A, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
121 {0x4C, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
[all …]
Dp3041_serdes.c26 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
29 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
34 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
40 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
44 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
47 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
57 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
62 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
68 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
71 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
[all …]
Dp5020_serdes.c26 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
29 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
34 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
40 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
44 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
47 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
57 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
62 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
68 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
71 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
[all …]
Dt1040_serdes.c19 [0x40] = {PCIE1, PCIE1, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
29 [0x86] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
31 [0x85] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
33 [0x87] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
39 [0x8F] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
41 [0xA5] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
43 [0xA7] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
45 [0xAA] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
Dp2041_serdes.c14 NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
17 NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
19 [0x8] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
22 [0x9] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
25 [0xa] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
28 [0xf] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SRIO2,
31 [0x14] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
41 [0x19] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
44 [0x1a] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SRIO2,
Dp5040_serdes.c21 SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4, SGMII_FM1_DTSEC1,
34 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
39 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC3,
47 SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4, SGMII_FM1_DTSEC1,
55 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
62 AURORA, AURORA, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
65 [0x34] = {PCIE1, PCIE1, PCIE1, PCIE1, SGMII_FM1_DTSEC1,
73 [0x36] = {PCIE1, PCIE1, PCIE3, PCIE3, SGMII_FM1_DTSEC1,
Dt1024_serdes.c19 [0x47] = {PCIE1, PCIE1, PCIE2, SGMII_FM1_DTSEC1},
22 [0x5B] = {PCIE1, PCIE3, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC1},
25 [0x6B] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC2, SGMII_FM1_DTSEC1},
28 [0x77] = {PCIE1, SGMII_2500_FM1_DTSEC3, PCIE2, SGMII_FM1_DTSEC1},
Dt4240_serdes.c34 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
38 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
42 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
46 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
278 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
281 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
284 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
287 SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
Dp4080_serdes.c41 SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4, SGMII_FM1_DTSEC1,
44 AURORA, AURORA, PCIE3, PCIE3, PCIE3, PCIE3, SGMII_FM1_DTSEC1,
Dp1023_serdes.c21 [0x03] = {PCIE1, PCIE2, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2},
Dfsl_corenet_serdes.c43 [SGMII_FM1_DTSEC1] = "SGMII_FM1_DTSEC1",
721 case SGMII_FM1_DTSEC1: in fsl_serdes_init()
759 case SGMII_FM1_DTSEC1: in fsl_serdes_init()
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
Dls1012a_serdes.c18 {0x3508, {SGMII_FM1_DTSEC1, PCIE1, NONE, SATA1} },
19 {0x3305, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, NONE, PCIE1} },
23 {0x3905, {SGMII_FM1_DTSEC1, TX_CLK, NONE, PCIE1} },
/external/u-boot/board/freescale/t1040qds/
Deth.c299 int lane = serdes_get_first_lane(FSL_SRDS_1, SGMII_FM1_DTSEC1 in board_ft_fman_fixup_port()
324 SGMII_FM1_DTSEC1 + idx); in fdt_fixup_board_enet()
372 SGMII_FM1_DTSEC1 + idx); in t1040_handle_phy_interface_sgmii()
557 SGMII_FM1_DTSEC1) < 0) in board_eth_init()
/external/u-boot/board/freescale/p2041rdb/
Deth.c92 int lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + port); in board_ft_fman_fixup_port()
163 lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + idx); in board_eth_init()
/external/u-boot/drivers/net/fm/
Dt1040.c58 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
Dp1023.c53 if (is_serdes_configured(SGMII_FM1_DTSEC1)) in fman_port_enet_if()
Dt1024.c62 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
Dp5020.c81 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
Dp4080.c83 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
Dls1043.c86 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
Dt2080.c84 if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) in fman_port_enet_if()
/external/u-boot/board/freescale/common/
Dfman.c71 [FM1_DTSEC1] = SGMII_FM1_DTSEC1, in serdes_device_from_fm_port()
/external/u-boot/board/freescale/corenet_ds/
Deth_hydra.c343 lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + idx); in fdt_fixup_board_enet()
416 lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + idx); in board_eth_init()
/external/u-boot/arch/powerpc/include/asm/
Dfsl_serdes.h25 SGMII_FM1_DTSEC1, enumerator

12