/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | machine-outliner-regsave.mir | 73 # CHECK: early-clobber $sp = STRXpre $lr, $sp, -16 76 # CHECK: early-clobber $sp = STRXpre $lr, $sp, -16 79 # CHECK: early-clobber $sp = STRXpre $lr, $sp, -16
|
D | machine-outliner-calls.mir | 61 # CHECK-NEXT: early-clobber $sp = STRXpre $lr, $sp, -16
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64SchedThunderX2T99.td | 1042 (instrs STRXpre, STRXpost)>; 1044 (instrs STRXpre, STRXpost)>; 1046 (instrs STRXpre, STRXpost)>; 1048 (instrs STRXpre, STRXpost)>;
|
D | AArch64InstrInfo.cpp | 5435 MachineInstr *STRXpre = BuildMI(MF, DebugLoc(), get(AArch64::STRXpre)) in buildOutlinedFrame() local 5440 It = MBB.insert(It, STRXpre); in buildOutlinedFrame() 5536 Save = BuildMI(MF, DebugLoc(), get(AArch64::STRXpre)) in insertOutlinedCall()
|
D | AArch64FrameLowering.cpp | 437 NewOpc = AArch64::STRXpre; in convertCalleeSaveRestoreToSPPrePostIncDec()
|
D | AArch64LoadStoreOptimizer.cpp | 414 return AArch64::STRXpre; in getPreIndexedOpcode()
|
D | AArch64SchedA57.td | 665 def : InstRW<[WriteAdr, A57Write_1cyc_1I_1S, ReadAdrBase], (instrs STRXpre)>;
|
D | AArch64InstrInfo.td | 2605 def STRXpre : StorePreIdx<0b11, 0, 0b00, GPR64z, "str", pre_store, i64>;
|
/external/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 930 case AArch64::STRXpre: in DecodeSignedLdStInstruction() 1015 case AArch64::STRXpre: in DecodeSignedLdStInstruction()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64FrameLowering.cpp | 335 NewOpc = AArch64::STRXpre; in convertCalleeSaveRestoreToSPPrePostIncDec()
|
D | AArch64LoadStoreOptimizer.cpp | 464 return AArch64::STRXpre; in getPreIndexedOpcode()
|
D | AArch64SchedA57.td | 661 def : InstRW<[WriteAdr, A57Write_1cyc_1I_1S, ReadAdrBase], (instrs STRXpre)>;
|
D | AArch64InstrInfo.td | 2324 def STRXpre : StorePreIdx<0b11, 0, 0b00, GPR64, "str", pre_store, i64>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 1115 case AArch64::STRXpre: in DecodeSignedLdStInstruction() 1208 case AArch64::STRXpre: in DecodeSignedLdStInstruction()
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenSubtargetInfo.inc | 1903 {DBGFIELD("STRXpre") 2, false, false, 6, 1, 19, 2, 0, 0}, // #387 2889 {DBGFIELD("STRXpre") 3, false, false, 153, 2, 47, 2, 0, 1}, // #387 3875 {DBGFIELD("STRXpre") 2, false, false, 164, 2, 49, 2, 0, 0}, // #387 4861 {DBGFIELD("STRXpre") 1, false, false, 259, 1, 47, 2, 0, 0}, // #387 5847 {DBGFIELD("STRXpre") 1, false, false, 389, 1, 47, 2, 0, 0}, // #387 6833 {DBGFIELD("STRXpre") 2, false, false, 478, 2, 248, 2, 103, 1}, // #387 7819 {DBGFIELD("STRXpre") 4, false, false, 669, 4, 57, 2, 0, 0}, // #387 8805 {DBGFIELD("STRXpre") 2, false, false, 6, 1, 249, 2, 0, 0}, // #387 9791 {DBGFIELD("STRXpre") 16382, false, false, 0, 0, 0, 0, 0, 0}, // #387 12874 case 387: // STRXpre
|
D | AArch64GenMCCodeEmitter.inc | 3783 UINT64_C(4160752640), // STRXpre 10040 case AArch64::STRXpre: { 15835 0, // STRXpre = 3770
|
D | AArch64GenInstrInfo.inc | 3785 STRXpre = 3770, 4932 STRXpre = 387, 9672 …<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo287, -1 ,nullptr }, // Inst #3770 = STRXpre
|
D | AArch64GenAsmWriter.inc | 4582 374960503U, // STRXpre 9101 272645U, // STRXpre
|
D | AArch64GenAsmWriter1.inc | 5531 742582755U, // STRXpre 10050 141571U, // STRXpre
|
D | AArch64GenAsmMatcher.inc | 17494 …{ 4788 /* str */, AArch64::STRXpre, Convert__Reg1_2__Reg1_0__Tie0_3_3__SImm91_3, 0, { MCK_GPR64, M… 23963 …{ 4788 /* str */, AArch64::STRXpre, Convert__Reg1_2__Reg1_0__Tie0_3_3__SImm91_3, 0, { MCK_GPR64, M…
|
D | AArch64GenDisassemblerTables.inc | 15347 /* 75211 */ MCD::OPC_Decode, 186, 29, 255, 2, // Opcode: STRXpre
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 3546 case AArch64::STRXpre: { in validateInstruction()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 3920 case AArch64::STRXpre: { in validateInstruction()
|
/external/capstone/arch/AArch64/ |
D | AArch64GenAsmWriter.inc | 1935 76842982U, // STRXpre 4327 4161U, // STRXpre
|
D | AArch64GenDisassemblerTables.inc | 7806 /* 32838 */ MCD_OPC_Decode, 254, 14, 226, 1, // Opcode: STRXpre
|