| /external/vixl/src/aarch64/ |
| D | operands-aarch64.cc | 322 VIXL_ASSERT(reg.Is64Bits() || ((extend != SXTX) && (extend != UXTX))); in Operand()
342 (((extend_ == UXTX) || (extend_ == SXTX)) && (shift_amount_ == 0))); in IsPlainRegister()
407 VIXL_ASSERT((extend == UXTW) || (extend == SXTW) || (extend == SXTX)); in MemOperand()
410 VIXL_ASSERT(regoffset.Is64Bits() || (extend != SXTX)); in MemOperand()
468 VIXL_ASSERT((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX)); in MemOperand()
469 VIXL_ASSERT((regoffset_.Is64Bits() || (extend_ != SXTX))); in MemOperand()
|
| D | macro-assembler-aarch64.cc | 899 ((operand.GetExtend() != UXTX) && (operand.GetExtend() != SXTX))); in LogicalMacro()
1859 ((operand.GetExtend() != UXTX) && (operand.GetExtend() != SXTX))); in AddSubWithCarryMacro()
|
| D | disasm-aarch64.cc | 167 const char *form = ((mode == UXTX) || (mode == SXTX)) ? "'Rds, 'Rns, 'Xm'Ext" in VisitAddSubExtended()
170 ((mode == UXTX) || (mode == SXTX)) ? "'Rns, 'Xm'Ext" : "'Rns, 'Wm'Ext"; in VisitAddSubExtended()
|
| D | constants-aarch64.h | 298 SXTX = 7 enumerator
|
| D | simulator-aarch64.cc | 450 case SXTX: in ExtendValue()
1405 VIXL_ASSERT((ext == UXTW) || (ext == UXTX) || (ext == SXTW) || (ext == SXTX)); in VisitLoadStoreRegisterOffset()
|
| /external/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64AddressingModes.h | 48 SXTX, enumerator
67 case AArch64_AM::SXTX: return "sxtx"; in getShiftExtendName()
134 case 7: return AArch64_AM::SXTX; in getExtendType()
161 case AArch64_AM::SXTX: return 7; break; in getExtendEncoding()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64AddressingModes.h | 48 SXTX, enumerator
67 case AArch64_AM::SXTX: return "sxtx"; in getShiftExtendName()
134 case 7: return AArch64_AM::SXTX; in getExtendType()
161 case AArch64_AM::SXTX: return 7; break; in getExtendEncoding()
|
| /external/v8/src/arm64/ |
| D | assembler-arm64-inl.h | 294 DCHECK(reg.Is64Bits() || ((extend != SXTX) && (extend != UXTX)));
429 DCHECK((extend == UXTW) || (extend == SXTW) || (extend == SXTX));
432 DCHECK(regoffset.Is64Bits() || (extend != SXTX));
479 DCHECK((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX));
480 DCHECK((regoffset_.Is64Bits() || (extend_ != SXTX)));
|
| D | disasm-arm64.cc | 145 const char *form = ((mode == UXTX) || (mode == SXTX)) ? in VisitAddSubExtended()
147 const char *form_cmp = ((mode == UXTX) || (mode == SXTX)) ? in VisitAddSubExtended()
|
| D | macro-assembler-arm64.cc | 208 ((operand.extend() != UXTX) && (operand.extend() != SXTX))); in LogicalMacro()
788 ((operand.extend() != UXTX) && (operand.extend() != SXTX))); in AddSubWithCarryMacro()
|
| D | constants-arm64.h | 382 SXTX = 7 enumerator
|
| D | simulator-arm64.cc | 883 case SXTX: in ExtendValue()
1717 DCHECK((ext == UXTW) || (ext == UXTX) || (ext == SXTW) || (ext == SXTX)); in VisitLoadStoreRegisterOffset()
|
| /external/vixl/test/aarch64/ |
| D | test-api-aarch64.cc | 338 VIXL_CHECK(Operand(x6, SXTX).IsPlainRegister()); in TEST()
350 VIXL_CHECK(!Operand(x6, SXTX, 2).IsPlainRegister()); in TEST()
|
| D | test-cpu-features-aarch64.cc | 171 TEST_NONE(adds_1, adds(x0, x1, Operand(x2, SXTX, 4)))
234 TEST_NONE(cmn_1, cmn(x0, Operand(x1, SXTX, 1)))
241 TEST_NONE(cmp_1, cmp(x0, Operand(x1, SXTX, 0)))
300 TEST_NONE(ldrb_5, ldrb(w0, MemOperand(x1, x2, SXTX, 0)))
305 TEST_NONE(ldrh_4, ldrh(w0, MemOperand(x1, x2, SXTX, 1)))
314 TEST_NONE(ldrsb_8, ldrsb(w0, MemOperand(x1, x2, SXTX, 0)))
317 TEST_NONE(ldrsb_11, ldrsb(x0, MemOperand(x1, x2, SXTX, 0)))
327 TEST_NONE(ldrsh_9, ldrsh(x0, MemOperand(x1, x2, SXTX, 1)))
405 TEST_NONE(prfm_3, prfm(PSTL3STRM, MemOperand(x0, x1, SXTX, 0)))
456 TEST_NONE(strb_5, strb(w0, MemOperand(x1, x2, SXTX, 0)))
[all …]
|
| D | test-disasm-aarch64.cc | 441 COMPARE(adds(x27, x28, Operand(x29, SXTX)), "adds x27, x28, x29, sxtx"); in TEST()
467 COMPARE(subs(x27, x28, Operand(x29, SXTX)), "subs x27, x28, x29, sxtx"); in TEST()
1113 COMPARE(ldr(w18, MemOperand(x19, x20, SXTX)), "ldr w18, [x19, x20, sxtx]"); in TEST()
1114 COMPARE(ldr(w21, MemOperand(x22, x23, SXTX, 2)), in TEST()
1123 COMPARE(ldr(x18, MemOperand(x19, x20, SXTX)), "ldr x18, [x19, x20, sxtx]"); in TEST()
1124 COMPARE(ldr(x21, MemOperand(x22, x23, SXTX, 3)), in TEST()
1134 COMPARE(str(w18, MemOperand(x19, x20, SXTX)), "str w18, [x19, x20, sxtx]"); in TEST()
1135 COMPARE(str(w21, MemOperand(x22, x23, SXTX, 2)), in TEST()
1144 COMPARE(str(x18, MemOperand(x19, x20, SXTX)), "str x18, [x19, x20, sxtx]"); in TEST()
1145 COMPARE(str(x21, MemOperand(x22, x23, SXTX, 3)), in TEST()
[all …]
|
| D | test-assembler-aarch64.cc | 808 __ Orr(x13, x0, Operand(x1, SXTX, 3)); in TEST()
902 __ Orn(x13, x0, Operand(x1, SXTX, 3)); in TEST()
969 __ And(x13, x0, Operand(x1, SXTX, 3)); in TEST()
1107 __ Bic(x13, x0, Operand(x1, SXTX, 3)); in TEST()
1231 __ Eor(x13, x0, Operand(x1, SXTX, 3)); in TEST()
1298 __ Eon(x13, x0, Operand(x1, SXTX, 3)); in TEST()
8301 __ Prfm(op, MemOperand(x0, input, SXTX)); in TEST()
8302 __ Prfm(op, MemOperand(x0, input, SXTX, 3)); in TEST()
9408 __ Adcs(x10, x0, Operand(x1, SXTX, 1)); in TEST()
|
| /external/llvm/lib/Target/AArch64/Utils/ |
| D | AArch64BaseInfo.h | 367 SXTX enumerator
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Utils/ |
| D | AArch64BaseInfo.h | 408 SXTX enumerator
|
| /external/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 991 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtend()
1001 return ET != AArch64_AM::UXTX && ET != AArch64_AM::SXTX; in isExtend64()
1007 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtendLSL64()
1016 return (ET == AArch64_AM::LSL || ET == AArch64_AM::SXTX) && in isMemXExtend()
1577 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtendOperands()
1589 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtend8Operands()
2396 .Case("sxtx", AArch64_AM::SXTX) in tryParseOptionalShiftExtend()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 1239 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtend()
1249 return ET != AArch64_AM::UXTX && ET != AArch64_AM::SXTX; in isExtend64()
1256 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || in isExtendLSL64()
1265 return (ET == AArch64_AM::LSL || ET == AArch64_AM::SXTX) && in isMemXExtend()
1731 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtendOperands()
1743 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtend8Operands()
2673 .Case("sxtx", AArch64_AM::SXTX) in tryParseOptionalShiftExtend()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 651 assert(Ext != AArch64_AM::UXTX && Ext != AArch64_AM::SXTX); in SelectArithExtendedRegister()
|
| D | AArch64InstrInfo.cpp | 932 return (Ext == AArch64_AM::SXTX || Ext == AArch64_AM::UXTX); in isExynosShiftLeftFast()
|
| D | AArch64FastISel.cpp | 1114 Addr.getExtendType() == AArch64_AM::SXTX; in addLoadStoreOperands()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 596 assert(Ext != AArch64_AM::UXTX && Ext != AArch64_AM::SXTX); in SelectArithExtendedRegister()
|
| D | AArch64FastISel.cpp | 1068 Addr.getExtendType() == AArch64_AM::SXTX; in addLoadStoreOperands()
|