| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86InstrInfo.h | 319 const MachineInstr &TailCall) const override;
322 const MachineInstr &TailCall) const override;
|
| D | X86InstrInfo.cpp | 2480 const MachineInstr &TailCall) const { in canMakeTailCallConditional()
2481 if (TailCall.getOpcode() != X86::TCRETURNdi && in canMakeTailCallConditional()
2482 TailCall.getOpcode() != X86::TCRETURNdi64) { in canMakeTailCallConditional()
2487 const MachineFunction *MF = TailCall.getParent()->getParent(); in canMakeTailCallConditional()
2501 TailCall.getOperand(1).getImm() != 0) { in canMakeTailCallConditional()
2511 const MachineInstr &TailCall) const { in replaceBranchWithTailCall()
2512 assert(canMakeTailCallConditional(BranchCond, TailCall)); in replaceBranchWithTailCall()
2530 unsigned Opc = TailCall.getOpcode() == X86::TCRETURNdi ? X86::TCRETURNdicc in replaceBranchWithTailCall()
2534 MIB->addOperand(TailCall.getOperand(0)); // Destination. in replaceBranchWithTailCall()
2537 MIB.copyImplicitOps(TailCall); // Regmask and (imp-used) parameters. in replaceBranchWithTailCall()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetInstrInfo.h | 1186 const MachineInstr &TailCall) const { in canMakeTailCallConditional() argument
1193 const MachineInstr &TailCall) const { in replaceBranchWithTailCall() argument
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | BranchFolding.cpp | 1605 MachineInstr &TailCall = *MBB->getFirstNonDebugInstr(); in OptimizeBlock() local
1606 if (TII->isUnconditionalTailCall(TailCall)) { in OptimizeBlock()
1618 if (TII->canMakeTailCallConditional(PredCond, TailCall)) { in OptimizeBlock()
1622 TII->replaceBranchWithTailCall(*Pred, PredCond, TailCall); in OptimizeBlock()
|
| /external/v8/src/compiler/ |
| D | common-operator.h | 521 const Operator* TailCall(const CallDescriptor* call_descriptor); in NON_EXPORTED_BASE()
|
| D | raw-machine-assembler.cc | 249 MakeNode(common()->TailCall(call_descriptor), input_count, inputs); in TailCallN()
|
| D | opcodes.h | 31 V(TailCall) \
|
| D | int64-lowering.cc | 337 NodeProperties::ChangeOp(node, common()->TailCall(new_descriptor)); in LowerNode()
|
| D | typer.cc | 120 DECLARE_CASE(TailCall) in Reduce()
186 DECLARE_CASE(TailCall) in TypeNode()
|
| D | common-operator.cc | 1465 const Operator* CommonOperatorBuilder::TailCall( in TailCall() function in v8::internal::compiler::CommonOperatorBuilder
|
| /external/v8/src/interpreter/ |
| D | bytecode-array-builder.h | 283 BytecodeArrayBuilder& TailCall(Register callable, RegisterList args,
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 38 TailCall, enumerator
|
| D | MipsInstrInfo.td | 56 def MipsTailCall : SDNode<"MipsISD::TailCall", SDT_MipsJmpLink,
1355 class TailCall<Instruction JumpInst> :
1901 def TAILCALL : TailCall<J>;
|
| D | MipsISelLowering.cpp | 114 case MipsISD::TailCall: return "MipsISD::TailCall"; in getTargetNodeName()
2880 return DAG.getNode(MipsISD::TailCall, DL, MVT::Other, Ops); in LowerCall()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 68 TailCall, enumerator
|
| D | MipsInstrInfo.td | 56 def MipsTailCall : SDNode<"MipsISD::TailCall", SDT_MipsJmpLink,
1643 class TailCall<Instruction JumpInst, DAGOperand Opnd> :
2265 def TAILCALL : TailCall<J, jmptarget>, ISA_MIPS1;
|
| D | MipsISelLowering.cpp | 188 case MipsISD::TailCall: return "MipsISD::TailCall"; in getTargetNodeName()
3166 return DAG.getNode(MipsISD::TailCall, DL, MVT::Other, Ops); in LowerCall()
|
| D | MicroMipsInstrInfo.td | 1119 def TAILCALL_MM : TailCall<J_MM, jmptarget_mm>, ISA_MIPS1_NOT_32R6_64R6;
|
| D | MicroMips32r6InstrInfo.td | 1757 def TAILCALL_MMR6 : TailCall<BC_MMR6, brtarget26_mm>, ISA_MICROMIPS32R6;
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenFastISel.inc | 967 // FastEmit functions for MipsISD::TailCall.
1209 case MipsISD::TailCall: return fastEmit_MipsISD_TailCall_r(VT, RetVT, Op0, Op0IsKill);
|
| D | MipsGenDAGISel.inc | 23094 /* 42955*/ /*SwitchOpcode*/ 63|128,1/*191*/, TARGET_VAL(MipsISD::TailCall),// ->43150
|