| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMISelLowering.h | 191 VLD2DUP = ISD::FIRST_TARGET_MEMORY_OPCODE, enumerator
|
| D | ARMInstrNEON.td | 948 // VLD2DUP : Vector Load (single 2-element structure to all lanes)
949 class VLD2DUP<bits<4> op7_4, string Dt>
958 def VLD2DUPd8 : VLD2DUP<{0,0,0,?}, "8">;
959 def VLD2DUPd16 : VLD2DUP<{0,1,0,?}, "16">;
960 def VLD2DUPd32 : VLD2DUP<{1,0,0,?}, "32">;
967 def VLD2DUPd8x2 : VLD2DUP<{0,0,1,?}, "8">;
968 def VLD2DUPd16x2 : VLD2DUP<{0,1,1,?}, "16">;
969 def VLD2DUPd32x2 : VLD2DUP<{1,0,1,?}, "32">;
|
| D | ARMISelLowering.cpp | 922 case ARMISD::VLD2DUP: return "ARMISD::VLD2DUP"; in getTargetNodeName()
7214 case ARMISD::VLD2DUP: NewOpc = ARMISD::VLD2DUP_UPD; NumVecs = 2; break; in CombineBaseUpdate()
7298 NewOpc = ARMISD::VLD2DUP; in CombineVLDDUP()
7955 case ARMISD::VLD2DUP: in PerformDAGCombine()
|
| D | ARMISelDAGToDAG.cpp | 2717 case ARMISD::VLD2DUP: { in Select()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 193 VLD2DUP = ISD::FIRST_TARGET_MEMORY_OPCODE, enumerator
|
| D | ARMInstrNEON.td | 1452 // VLD2DUP : Vector Load (single 2-element structure to all lanes)
1453 class VLD2DUP<bits<4> op7_4, string Dt, RegisterOperand VdTy, Operand AddrMode>
1462 def VLD2DUPd8 : VLD2DUP<{0,0,0,?}, "8", VecListDPairAllLanes,
1464 def VLD2DUPd16 : VLD2DUP<{0,1,0,?}, "16", VecListDPairAllLanes,
1466 def VLD2DUPd32 : VLD2DUP<{1,0,0,?}, "32", VecListDPairAllLanes,
1472 def VLD2DUPd8x2 : VLD2DUP<{0,0,1,?}, "8", VecListDPairSpacedAllLanes,
1474 def VLD2DUPd16x2 : VLD2DUP<{0,1,1,?}, "16", VecListDPairSpacedAllLanes,
1476 def VLD2DUPd32x2 : VLD2DUP<{1,0,1,?}, "32", VecListDPairSpacedAllLanes,
|
| D | ARMISelLowering.cpp | 1227 case ARMISD::VLD2DUP: return "ARMISD::VLD2DUP"; in getTargetNodeName()
9961 case ARMISD::VLD2DUP: NewOpc = ARMISD::VLD2DUP_UPD; NumVecs = 2; break; in CombineBaseUpdate()
10128 NewOpc = ARMISD::VLD2DUP; in CombineVLDDUP()
11064 case ARMISD::VLD2DUP: in PerformDAGCombine()
|
| D | ARMISelDAGToDAG.cpp | 3148 case ARMISD::VLD2DUP: { in Select()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 238 VLD2DUP, enumerator
|
| D | ARMInstrNEON.td | 1494 // VLD2DUP : Vector Load (single 2-element structure to all lanes)
1495 class VLD2DUP<bits<4> op7_4, string Dt, RegisterOperand VdTy, Operand AddrMode>
1504 def VLD2DUPd8 : VLD2DUP<{0,0,0,?}, "8", VecListDPairAllLanes,
1506 def VLD2DUPd16 : VLD2DUP<{0,1,0,?}, "16", VecListDPairAllLanes,
1508 def VLD2DUPd32 : VLD2DUP<{1,0,0,?}, "32", VecListDPairAllLanes,
1514 def VLD2DUPd8x2 : VLD2DUP<{0,0,1,?}, "8", VecListDPairSpacedAllLanes,
1516 def VLD2DUPd16x2 : VLD2DUP<{0,1,1,?}, "16", VecListDPairSpacedAllLanes,
1518 def VLD2DUPd32x2 : VLD2DUP<{1,0,1,?}, "32", VecListDPairSpacedAllLanes,
|
| D | ARMISelLowering.cpp | 1369 case ARMISD::VLD2DUP: return "ARMISD::VLD2DUP"; in getTargetNodeName()
11597 case ARMISD::VLD2DUP: NewOpc = ARMISD::VLD2DUP_UPD; NumVecs = 2; break; in CombineBaseUpdate()
11761 NewOpc = ARMISD::VLD2DUP; in CombineVLDDUP()
12790 case ARMISD::VLD2DUP: in PerformDAGCombine()
|
| D | ARMISelDAGToDAG.cpp | 3121 case ARMISD::VLD2DUP: { in Select()
|