Home
last modified time | relevance | path

Searched refs:XCHAL_ICACHE_LINEWIDTH (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/arch/xtensa/include/asm/
Dcacheasm.h18 #define ICACHE_WAY_SHIFT (XCHAL_ICACHE_SETWIDTH + XCHAL_ICACHE_LINEWIDTH)
93 __loop_cache_all \ar \at iiu XCHAL_ICACHE_SIZE XCHAL_ICACHE_LINEWIDTH
131 XCHAL_ICACHE_LINEWIDTH
168 __loop_cache_range \ar \as \at ihi XCHAL_ICACHE_LINEWIDTH
205 __loop_cache_page \ar \as ihi XCHAL_ICACHE_LINEWIDTH
/external/u-boot/arch/xtensa/include/asm/arch-dc232b/
Dcore.h121 #define XCHAL_ICACHE_LINEWIDTH 5 /* log2(I line size in bytes) */ macro
/external/u-boot/arch/xtensa/include/asm/arch-dc233c/
Dcore.h140 #define XCHAL_ICACHE_LINEWIDTH 5 /* log2(I line size in bytes) */ macro
/external/u-boot/arch/xtensa/include/asm/arch-de212/
Dcore.h188 #define XCHAL_ICACHE_LINEWIDTH 5 /* log2(I line size in bytes) */ macro