| /external/u-boot/drivers/ddr/marvell/a38x/ |
| D | ddr3_init.c | 21 static char *ddr_type = "DDR3"; variable
51 mv_ddr_pre_training_soc_config(ddr_type); in ddr3_init()
91 printf("%s Training Sequence - FAILED\n", ddr_type); in ddr3_init()
100 mv_ddr_post_training_soc_config(ddr_type); in ddr3_init()
219 printf("%s Training Sequence - FAILED\n", ddr_type); in mv_ddr_training_params_set()
|
| D | mv_ddr_plat.h | 221 int mv_ddr_pre_training_soc_config(const char *ddr_type);
222 int mv_ddr_post_training_soc_config(const char *ddr_type);
|
| D | mv_ddr_plat.c | 1105 static int ddr3_restore_and_set_final_windows(u32 *win, const char *ddr_type) in ddr3_restore_and_set_final_windows() argument
1119 ddr_type); in ddr3_restore_and_set_final_windows()
1213 int mv_ddr_pre_training_soc_config(const char *ddr_type) in mv_ddr_pre_training_soc_config() argument
1250 printf("%s Training Sequence - 2nd boot - Skip\n", ddr_type); in mv_ddr_pre_training_soc_config()
1323 int mv_ddr_post_training_soc_config(const char *ddr_type) in mv_ddr_post_training_soc_config() argument
1328 ddr3_restore_and_set_final_windows(win, ddr_type); in mv_ddr_post_training_soc_config()
|
| /external/u-boot/board/rockchip/evb_rk3036/ |
| D | evb_rk3036.c | 15 config->ddr_type = 3; in get_ddr_config()
|
| /external/u-boot/board/rockchip/kylin_rk3036/ |
| D | kylin_rk3036.c | 16 config->ddr_type = 3; in get_ddr_config()
|
| /external/u-boot/board/engicam/common/ |
| D | spl.c | 233 .ddr_type = DDR_TYPE_DDR3,
345 .ddr_type = DDR_TYPE_DDR3,
|
| /external/u-boot/board/ccv/xpress/ |
| D | spl.c | 61 .ddr_type = DDR_TYPE_DDR3,
|
| /external/u-boot/board/barco/platinum/ |
| D | spl_picon.c | 137 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| D | spl_titanium.c | 140 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/arch/x86/include/asm/ |
| D | global_data.h | 23 uint16_t ddr_type; member
|
| /external/u-boot/arch/x86/include/asm/arch-quark/ |
| D | mrc.h | 114 uint8_t ddr_type; /* DDR3, DDR3L */ member
|
| /external/u-boot/board/freescale/mx6memcal/ |
| D | spl.c | 232 .ddr_type = DDR_TYPE_DDR3,
237 .ddr_type = DDR_TYPE_LPDDR2,
|
| /external/u-boot/arch/arm/mach-imx/mx6/ |
| D | litesom.c | 129 .ddr_type = DDR_TYPE_DDR3,
|
| D | opos6ul.c | 194 .ddr_type = DDR_TYPE_DDR3,
|
| /external/u-boot/board/liebherr/display5/ |
| D | spl.c | 182 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/arch/x86/cpu/quark/ |
| D | dram.c | 81 mrc_params->ddr_type = fdtdec_get_int(blob, node, "dram-type", 0); in mrc_configure_params()
|
| /external/u-boot/board/freescale/mx6ul_14x14_evk/ |
| D | mx6ul_14x14_evk.c | 767 .ddr_type = DDR_TYPE_LPDDR2,
807 .ddr_type = DDR_TYPE_DDR3,
|
| /external/u-boot/board/k+p/kp_imx6q_tpc/ |
| D | kp_imx6q_tpc_spl.c | 245 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/drivers/ddr/fsl/ |
| D | ctrl_regs.c | 2663 u32 sdram_cfg, i, tmp, lanes, ddr_type; in erratum_a009942_check_cpo() local
2705 ddr_type = (sdram_cfg & SDRAM_CFG_SDRAM_TYPE_MASK) >> in erratum_a009942_check_cpo()
2707 if (ddr_type == SDRAM_TYPE_DDR4) in erratum_a009942_check_cpo()
2709 else if (ddr_type == SDRAM_TYPE_DDR3) in erratum_a009942_check_cpo()
|
| /external/u-boot/board/freescale/mx6slevk/ |
| D | mx6slevk.c | 413 .ddr_type = DDR_TYPE_LPDDR2, in spl_dram_init()
|
| /external/u-boot/arch/arm/include/asm/arch-rockchip/ |
| D | sdram_rk3036.h | 319 u32 ddr_type; member
|
| /external/u-boot/board/gateworks/gw_ventana/ |
| D | gw_ventana_spl.c | 450 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/board/phytec/pcm058/ |
| D | pcm058.c | 507 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/board/freescale/mx6sxsabresd/ |
| D | mx6sxsabresd.c | 548 .ddr_type = DDR_TYPE_DDR3, in spl_dram_init()
|
| /external/u-boot/arch/arm/include/asm/arch-mx6/ |
| D | mx6-ddr.h | 409 u8 ddr_type; /* DDR type: DDR3(0) or LPDDR2(1) */ member
|