| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_misc_state.c | 171 brw->depthstencil.depth_offset = 0; in rebase_depth_stencil()
189 brw->depthstencil.depth_offset = intel_miptree_get_aligned_offset( in rebase_depth_stencil()
217 brw->depthstencil.depth_offset = 0; in brw_workaround_depthstencil_alignment()
274 uint32_t depth_offset = 0; in brw_emit_depthbuffer() local
313 depth_offset = brw->depthstencil.depth_offset; in brw_emit_depthbuffer()
340 brw->vtbl.emit_depth_stencil_hiz(brw, depth_mt, depth_offset, in brw_emit_depthbuffer()
364 uint32_t depth_offset, uint32_t depthbuffer_format, in brw_emit_depth_stencil_hiz() argument
390 OUT_RELOC(depth_mt->bo, RELOC_WRITE, depth_offset); in brw_emit_depth_stencil_hiz()
|
| D | brw_context.h | 736 uint32_t depth_offset,
1265 uint32_t depth_offset; member
1676 uint32_t depth_offset, uint32_t depthbuffer_format,
1686 uint32_t depth_offset, uint32_t depthbuffer_format,
1696 uint32_t depth_offset, uint32_t depthbuffer_format,
1705 uint32_t depth_offset, uint32_t depthbuffer_format,
|
| D | gen6_depth_state.c | 40 uint32_t depth_offset, uint32_t depthbuffer_format, in gen6_emit_depth_stencil_hiz() argument
|
| D | gen7_misc_state.c | 35 uint32_t depth_offset, uint32_t depthbuffer_format, in gen7_emit_depth_stencil_hiz() argument
|
| D | gen8_depth_state.c | 134 uint32_t depth_offset, in gen8_emit_depth_stencil_hiz() argument
|
| /external/kernel-headers/original/uapi/drm/ |
| D | i810_drm.h | 120 unsigned int depth_offset; member
140 unsigned int depth_offset; member
|
| D | savage_drm.h | 96 unsigned int depth_offset, depth_pitch; member
|
| D | r128_drm.h | 242 unsigned int depth_offset, depth_pitch; member
|
| D | mga_drm.h | 292 unsigned int depth_offset, depth_pitch; member
|
| D | i915_drm.h | 164 unsigned int depth_offset; member
197 int depth_offset; member
|
| D | radeon_drm.h | 583 unsigned int depth_offset, depth_pitch; member
|
| /external/mesa3d/src/gallium/drivers/vc4/ |
| D | vc4_state.c | 97 struct V3D21_DEPTH_OFFSET depth_offset = { V3D21_DEPTH_OFFSET_header }; in vc4_create_rasterizer_state() local
125 depth_offset.depth_offset_units = in vc4_create_rasterizer_state()
127 depth_offset.depth_offset_factor = in vc4_create_rasterizer_state()
134 V3D21_DEPTH_OFFSET_pack(NULL, so->packed.depth_offset, &depth_offset); in vc4_create_rasterizer_state()
|
| D | vc4_context.h | 403 uint8_t depth_offset[V3D21_DEPTH_OFFSET_length]; member
|
| /external/libdrm/include/drm/ |
| D | savage_drm.h | 96 unsigned int depth_offset, depth_pitch; member
|
| D | mach64_drm.h | 216 unsigned int depth_offset, depth_pitch; member
|
| D | r128_drm.h | 242 unsigned int depth_offset, depth_pitch; member
|
| D | mga_drm.h | 292 unsigned int depth_offset, depth_pitch; member
|
| D | i915_drm.h | 164 unsigned int depth_offset; member
197 int depth_offset; member
|
| D | radeon_drm.h | 583 unsigned int depth_offset, depth_pitch; member
|
| /external/mesa3d/include/drm-uapi/ |
| D | i915_drm.h | 124 unsigned int depth_offset; member
157 int depth_offset; member
|
| /external/tensorflow/tensorflow/core/kernels/ |
| D | eigen_spatial_convolutions_test.cc | 1527 Index depth_offset = in PackRhsHelper() local
1533 Index depth = std::min(block_rows, patch_size - depth_offset); in PackRhsHelper()
1542 input_mappers[input_idx].getSubMapper(depth_offset, col_offset); in PackRhsHelper()
|
| /external/mesa3d/src/intel/isl/ |
| D | isl.h | 952 uint8_t depth_offset; member
|
| D | isl.c | 98 dev->ds.depth_offset = in isl_device_init()
|
| /external/mesa3d/src/intel/blorp/ |
| D | blorp_genX_exec.h | 1454 blorp_emit_reloc(batch, dw + isl_dev->ds.depth_offset / 4, in blorp_emit_depth_stencil_config()
|
| /external/mesa3d/src/intel/vulkan/ |
| D | genX_cmd_buffer.c | 2952 dw + device->isl_dev.ds.depth_offset / 4, in cmd_buffer_emit_depth_stencil()
|