Home
last modified time | relevance | path

Searched refs:div0 (Results 1 – 25 of 30) sorted by relevance

12

/external/u-boot/drivers/clk/
Dclk_zynq.c227 u32 clk_ctrl, div0, div1; in zynq_clk_get_dci_rate() local
231 div0 = (clk_ctrl & CLK_CTRL_DIV0_MASK) >> CLK_CTRL_DIV0_SHIFT; in zynq_clk_get_dci_rate()
235 zynq_clk_get_pll_rate(priv, ddrpll_clk), div0), div1); in zynq_clk_get_dci_rate()
243 u32 clk_ctrl, div0; in zynq_clk_get_peripheral_rate() local
248 div0 = (clk_ctrl & CLK_CTRL_DIV0_MASK) >> CLK_CTRL_DIV0_SHIFT; in zynq_clk_get_peripheral_rate()
249 if (!div0) in zynq_clk_get_peripheral_rate()
250 div0 = 1; in zynq_clk_get_peripheral_rate()
265 zynq_clk_get_pll_rate(priv, pll), div0), in zynq_clk_get_peripheral_rate()
289 u32 *div0, u32 *div1) in zynq_clk_calc_peripheral_two_divs() argument
302 *div0 = d0; in zynq_clk_calc_peripheral_two_divs()
[all …]
Dclk_zynqmp.c417 u32 clk_ctrl, div0; in zynqmp_clk_get_peripheral_rate() local
428 div0 = (clk_ctrl & CLK_CTRL_DIV0_MASK) >> CLK_CTRL_DIV0_SHIFT; in zynqmp_clk_get_peripheral_rate()
429 if (!div0) in zynqmp_clk_get_peripheral_rate()
430 div0 = 1; in zynqmp_clk_get_peripheral_rate()
445 DIV_ROUND_CLOSEST(pllrate, div0), div1); in zynqmp_clk_get_peripheral_rate()
452 u32 clk_ctrl, div0; in zynqmp_clk_get_wdt_rate() local
463 div0 = (clk_ctrl & CLK_CTRL_DIV0_MASK) >> CLK_CTRL_DIV0_SHIFT; in zynqmp_clk_get_wdt_rate()
464 if (!div0) in zynqmp_clk_get_wdt_rate()
465 div0 = 1; in zynqmp_clk_get_wdt_rate()
488 DIV_ROUND_CLOSEST(pllrate, div0), div1); in zynqmp_clk_get_wdt_rate()
[all …]
/external/u-boot/arch/arm/mach-s5pc1xx/
Dclock.c141 div = readl(&clk->div0); in s5pc110_get_arm_clk()
161 div = readl(&clk->div0); in s5pc100_get_arm_clk()
182 div = readl(&clk->div0); in get_hclk()
199 div = readl(&clk->div0); in get_pclkd1()
225 div = readl(&clk->div0); in get_hclk_sys()
251 div = readl(&clk->div0); in get_pclk_sys()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dlds-oqap-crash.ll18 %div0 = udiv i32 %0, %b
19 %div1 = udiv i32 %div0, %a
24 %div6 = udiv i32 %div5, %div0
Dstructurize.ll69 %div0 = udiv i32 %a, %b
70 %div1 = udiv i32 %div0, %4
75 %div6 = udiv i32 %div5, %div0
/external/llvm/test/CodeGen/AMDGPU/
Dlds-oqap-crash.ll18 %div0 = udiv i32 %0, %b
19 %div1 = udiv i32 %div0, %a
24 %div6 = udiv i32 %div5, %div0
Dstructurize.ll69 %div0 = udiv i32 %a, %b
70 %div1 = udiv i32 %div0, %4
75 %div6 = udiv i32 %div5, %div0
/external/u-boot/arch/arm/mach-s5pc1xx/include/mach/
Dclock.h28 unsigned int div0; member
64 unsigned int div0; member
/external/compiler-rt/lib/builtins/macho_embedded/
Dcommon.txt57 div0
/external/llvm/test/CodeGen/SystemZ/
Dfp-div-01.ll106 %div0 = fdiv float %ret, %val0
107 %div1 = fdiv float %div0, %val1
Dfp-div-02.ll108 %div0 = fdiv double %ret, %val0
109 %div1 = fdiv double %div0, %val1
Dint-div-02.ll199 %div0 = udiv i32 %ret, %val0
200 %div1 = udiv i32 %div0, %val1
Dint-div-05.ll201 %div0 = udiv i64 %ret, %val0
202 %div1 = udiv i64 %div0, %val1
Dint-div-04.ll189 %div0 = sdiv i64 %ret, %val0
190 %div1 = sdiv i64 %div0, %val1
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/
Dfp-div-02.ll108 %div0 = fdiv double %ret, %val0
109 %div1 = fdiv double %div0, %val1
Dfp-div-01.ll108 %div0 = fdiv float %ret, %val0
109 %div1 = fdiv float %div0, %val1
Dint-div-05.ll201 %div0 = udiv i64 %ret, %val0
202 %div1 = udiv i64 %div0, %val1
Dint-div-04.ll189 %div0 = sdiv i64 %ret, %val0
190 %div1 = sdiv i64 %div0, %val1
Dint-div-02.ll199 %div0 = udiv i32 %ret, %val0
200 %div1 = udiv i32 %div0, %val1
/external/compiler-rt/make/platform/
Dclang_macho_embedded.mk154 div0 \
249 cmpdf2 cmpsf2 div0 \
Dclang_darwin.mk293 div0 \
434 cmpdf2 cmpsf2 div0 \
/external/u-boot/arch/arm/lib/
DMakefile7 lib1funcs.o uldivmod.o div0.o \
/external/swiftshader/third_party/LLVM/test/Transforms/IndVarSimplify/
Dudiv.ll139 %div0 = udiv i64 %n, 7 ; <i64> [#uses=1]
140 %div1 = add i64 %div0, 1
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/IndVarSimplify/
Dudiv.ll139 %div0 = udiv i64 %n, 7 ; <i64> [#uses=1]
140 %div1 = add i64 %div0, 1
/external/llvm/test/Transforms/IndVarSimplify/
Dudiv.ll139 %div0 = udiv i64 %n, 7 ; <i64> [#uses=1]
140 %div1 = add i64 %div0, 1

12