/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | CaymanInstructions.td | 112 : VTX_READ_cm <"VTX_READ_8 $dst_gpr, $src_gpr", 113 (outs R600_TReg32_X:$dst_gpr)> { 123 : VTX_READ_cm <"VTX_READ_16 $dst_gpr, $src_gpr", 124 (outs R600_TReg32_X:$dst_gpr)> { 134 : VTX_READ_cm <"VTX_READ_32 $dst_gpr, $src_gpr", 135 (outs R600_TReg32_X:$dst_gpr)> { 150 let Constraints = "$src_gpr.ptr = $dst_gpr"; 154 : VTX_READ_cm <"VTX_READ_64 $dst_gpr.XY, $src_gpr", 155 (outs R600_Reg64:$dst_gpr)> { 165 : VTX_READ_cm <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", [all …]
|
D | EvergreenInstructions.td | 176 : VTX_READ_eg <"VTX_READ_8 $dst_gpr, $src_gpr", 177 (outs R600_TReg32_X:$dst_gpr)> { 188 : VTX_READ_eg <"VTX_READ_16 $dst_gpr, $src_gpr", 189 (outs R600_TReg32_X:$dst_gpr)> { 200 : VTX_READ_eg <"VTX_READ_32 $dst_gpr, $src_gpr", 201 (outs R600_TReg32_X:$dst_gpr)> { 217 let Constraints = "$src_gpr.ptr = $dst_gpr"; 221 : VTX_READ_eg <"VTX_READ_64 $dst_gpr.XY, $src_gpr", 222 (outs R600_Reg64:$dst_gpr)> { 233 : VTX_READ_eg <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", [all …]
|
D | R600InstrFormats.td | 258 bits<7> dst_gpr; 270 let Word1{6-0} = dst_gpr;
|
/external/llvm/lib/Target/AMDGPU/ |
D | CaymanInstructions.td | 109 : VTX_READ_cm <"VTX_READ_8 $dst_gpr, $src_gpr", buffer_id, 110 (outs R600_TReg32_X:$dst_gpr), pattern> { 120 : VTX_READ_cm <"VTX_READ_16 $dst_gpr, $src_gpr", buffer_id, 121 (outs R600_TReg32_X:$dst_gpr), pattern> { 131 : VTX_READ_cm <"VTX_READ_32 $dst_gpr, $src_gpr", buffer_id, 132 (outs R600_TReg32_X:$dst_gpr), pattern> { 147 let Constraints = "$src_gpr.ptr = $dst_gpr"; 151 : VTX_READ_cm <"VTX_READ_64 $dst_gpr, $src_gpr", buffer_id, 152 (outs R600_Reg64:$dst_gpr), pattern> { 162 : VTX_READ_cm <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", buffer_id, [all …]
|
D | EvergreenInstructions.td | 136 : VTX_READ_eg <"VTX_READ_8 $dst_gpr, $src_gpr", buffer_id, 137 (outs R600_TReg32_X:$dst_gpr), pattern> { 148 : VTX_READ_eg <"VTX_READ_16 $dst_gpr, $src_gpr", buffer_id, 149 (outs R600_TReg32_X:$dst_gpr), pattern> { 160 : VTX_READ_eg <"VTX_READ_32 $dst_gpr, $src_gpr", buffer_id, 161 (outs R600_TReg32_X:$dst_gpr), pattern> { 177 let Constraints = "$src_gpr.ptr = $dst_gpr"; 181 : VTX_READ_eg <"VTX_READ_64 $dst_gpr.XY, $src_gpr", buffer_id, 182 (outs R600_Reg64:$dst_gpr), pattern> { 193 : VTX_READ_eg <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", buffer_id, [all …]
|
D | R600InstrFormats.td | 248 bits<7> dst_gpr; 260 let Word1{6-0} = dst_gpr;
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | r600_asm.h | 74 unsigned dst_gpr; member 106 unsigned dst_gpr; member 130 unsigned dst_gpr; member
|
D | r600_asm.c | 1390 bc->ngpr = MAX2(bc->ngpr, vtx->dst_gpr + 1); in r600_bytecode_add_vtx_internal() 1425 if (ttex->dst_gpr == ntex->src_gpr) { in r600_bytecode_add_tex() 1449 if (ntex->dst_gpr >= bc->ngpr) { in r600_bytecode_add_tex() 1450 bc->ngpr = ntex->dst_gpr + 1; in r600_bytecode_add_tex() 1530 S_SQ_VTX_WORD1_GPR_DST_GPR(vtx->dst_gpr); in r600_bytecode_vtx_build() 1555 bc->bytecode[id++] = S_SQ_TEX_WORD1_DST_GPR(tex->dst_gpr) | in r600_bytecode_tex_build() 2265 o += fprintf(stderr, "R%d.", tex->dst_gpr); in r600_bytecode_disasm() 2313 o += fprintf(stderr, "R%d.", vtx->dst_gpr); in r600_bytecode_disasm() 2354 o += fprintf(stderr, "R%d.", gds->dst_gpr); in r600_bytecode_disasm() 2633 vtx.dst_gpr = i + 1; in r600_create_vertex_fetch_shader()
|
D | r600_shader.c | 1287 vtx.dst_gpr = t1; in load_sample_position() 1337 vtx.dst_gpr = t1; in load_block_grid_size() 1526 vtx.dst_gpr = dst_reg; in tgsi_fetch_rel_const() 1643 vtx.dst_gpr = dst_reg; in fetch_gs_input() 2306 vtx.dst_gpr = out->gpr; in generate_gs_copy_shader() 2669 vtx.dst_gpr = ctx->tess_input_info; in r600_fetch_tess_io_info() 2697 vtx.dst_gpr = ctx->tess_output_info; in r600_fetch_tess_io_info() 6571 tex.dst_gpr = i == 0 ? gradientsH : gradientsV; in tgsi_interp_egcm() 6897 vtx.dst_gpr = ctx->file_offset[inst->Dst[0].Register.File] + inst->Dst[0].Register.Index; in do_vtx_fetch_inst() 6920 alu.dst.sel = vtx.dst_gpr; in do_vtx_fetch_inst() [all …]
|
D | eg_asm.c | 241 bc->bytecode[id++] = S_SQ_MEM_GDS_WORD1_DST_GPR(gds->dst_gpr) | in eg_bytecode_gds_build()
|
/external/mesa3d/src/gallium/drivers/r600/sb/ |
D | sb_bc_builder.cpp | 426 .DST_GPR(bc.dst_gpr) in build_alu() 444 .MOVA_DST(bc.dst_gpr) in build_alu() 473 .DST_GPR(bc.dst_gpr) in build_alu() 489 .DST_GPR(bc.dst_gpr) in build_alu() 541 .DST_GPR(bc.dst_gpr) in build_fetch_tex() 584 .DST_GPR(bc.dst_gpr) in build_fetch_gds() 649 .DST_GPR(bc.dst_gpr) in build_fetch_vtx()
|
D | sb_bc_decoder.cpp | 352 bc.dst_gpr = w1.get_DST_GPR(); in decode_alu() 369 bc.dst_gpr = w1.get_DST_GPR(); in decode_alu() 388 bc.dst_gpr = w1.get_DST_GPR(); in decode_alu() 473 bc.dst_gpr = w1.get_DST_GPR(); in decode_fetch() 514 bc.dst_gpr = w1.get_DST_GPR(); in decode_fetch_gds() 588 bc.dst_gpr = w1.get_DST_GPR(); in decode_fetch_vtx()
|
D | sb_bc_finalize.cpp | 325 n->bc.dst_gpr = fdst.sel(); in finalize_alu_group() 347 update_ngpr(n->bc.dst_gpr); in finalize_alu_group() 394 if (pn->bc.dst_gpr == src.sel) { in finalize_alu_src() 473 if (pn->bc.dst_gpr == src.sel) { in finalize_alu_src() 698 f->bc.dst_gpr = 0; in finalize_fetch() 706 f->bc.dst_gpr = reg >= 0 ? reg : 0; in finalize_fetch()
|
D | sb_bc_parser.cpp | 456 value *v = sh->get_gpr_value(false, n->bc.dst_gpr, n->bc.dst_chan, in prepare_alu_group() 492 d = sh->get_gpr_value(true, prev_alu->bc.dst_gpr, in prepare_alu_group() 570 …if ((flags & AF_MOVA) && (n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX0 || n->bc.dst_gpr == CM_V_SQ_MO… in prepare_alu_group() 573 save_set_cf_index(n->src[0], n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX1); in prepare_alu_group() 709 n->dst[s] = sh->get_gpr_value(false, n->bc.dst_gpr, s, false); in prepare_fetch_clause()
|
D | sb_bc_dump.cpp | 228 unsigned sel = alu.dst_gpr; in print_dst() 384 s << mova_str[std::min(n.bc.dst_gpr, 4u)]; // CM_V_SQ_MOVA_DST_AR_* in dump() 464 print_sel(s, n.bc.dst_gpr, n.bc.dst_rel, INDEX_LOOP, 0); in dump()
|
D | sb_bc.h | 506 unsigned dst_gpr:7; member 547 unsigned dst_gpr:7; member
|
D | sb_sched.cpp | 2171 a->bc.dst_gpr = ar_channel == SEL_Y ? CM_V_SQ_MOVA_DST_CF_IDX0 : CM_V_SQ_MOVA_DST_CF_IDX1; in create_ar_load()
|
/external/mesa3d/src/gallium/auxiliary/translate/ |
D | translate_sse.c | 333 emit_mov64(struct translate_sse *p, struct x86_reg dst_gpr, in emit_mov64() argument 338 x64_mov64(p->func, dst_gpr, src_gpr); in emit_mov64() 350 emit_load64(struct translate_sse *p, struct x86_reg dst_gpr, in emit_load64() argument 353 emit_mov64(p, dst_gpr, dst_xmm, src, src); in emit_load64()
|