Home
last modified time | relevance | path

Searched refs:getImplicitDefs (Results 1 – 25 of 35) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/unittests/tools/llvm-exegesis/X86/
DSnippetGeneratorTest.cpp80 EXPECT_THAT(MCInstrInfo.get(Opcode).getImplicitDefs()[0], llvm::X86::AX); in TEST_F()
81 EXPECT_THAT(MCInstrInfo.get(Opcode).getImplicitDefs()[1], llvm::X86::EFLAGS); in TEST_F()
101 EXPECT_THAT(MCInstrInfo.get(Opcode).getImplicitDefs()[0], llvm::X86::EFLAGS); in TEST_F()
/external/swiftshader/third_party/LLVM/include/llvm/MC/
DMCInstrDesc.h233 const unsigned *getImplicitDefs() const { in getImplicitDefs() function
/external/llvm/include/llvm/MC/
DMCInstrDesc.h497 const MCPhysReg *getImplicitDefs() const { return ImplicitDefs; } in getImplicitDefs() function
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/
DMCInstrDesc.h539 const MCPhysReg *getImplicitDefs() const { return ImplicitDefs; } in getImplicitDefs() function
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp688 bool HasPhysRegOuts = NumResults > II.getNumDefs() && II.getImplicitDefs()!=0; in EmitMachineNode()
757 unsigned Reg = II.getImplicitDefs()[i - II.getNumDefs()]; in EmitMachineNode()
773 if (const unsigned *IDList = II.getImplicitDefs()) { in EmitMachineNode()
DScheduleDAGRRList.cpp1030 for (const unsigned *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
2632 = TII->get(SU->getNode()->getMachineOpcode()).getImplicitDefs(); in canClobberReachingPhysRegUse()
2664 const unsigned *ImpDefs = TII->get(N->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
2671 TII->get(SUNode->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
DScheduleDAGFast.cpp428 for (const unsigned *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
DScheduleDAGSDNodes.cpp408 TII->get(N->getMachineOpcode()).getImplicitDefs()) { in AddSchedEdges()
/external/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp772 bool HasPhysRegOuts = NumResults > NumDefs && II.getImplicitDefs()!=nullptr; in EmitMachineNode()
838 unsigned Reg = II.getImplicitDefs()[i - NumDefs]; in EmitMachineNode()
873 if (!UsedRegs.empty() || II.getImplicitDefs()) in EmitMachineNode()
DScheduleDAGFast.cpp443 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
522 for (const MCPhysReg *Reg = MCID.getImplicitDefs(); *Reg; ++Reg) { in DelayForLiveRegsBottomUp()
DScheduleDAGRRList.cpp1199 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
1328 for (const MCPhysReg *Reg = MCID.getImplicitDefs(); *Reg; ++Reg) in DelayForLiveRegsBottomUp()
2698 = TII->get(SU->getNode()->getMachineOpcode()).getImplicitDefs(); in canClobberReachingPhysRegUse()
2734 const MCPhysReg *ImpDefs = TII->get(N->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
2741 TII->get(SUNode->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
DScheduleDAGSDNodes.cpp446 TII->get(N->getMachineOpcode()).getImplicitDefs()) { in AddSchedEdges()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp437 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
515 for (const MCPhysReg *Reg = MCID.getImplicitDefs(); *Reg; ++Reg) { in DelayForLiveRegsBottomUp()
DInstrEmitter.cpp827 bool HasPhysRegOuts = NumResults > NumDefs && II.getImplicitDefs()!=nullptr; in EmitMachineNode()
918 unsigned Reg = II.getImplicitDefs()[i - NumDefs]; in EmitMachineNode()
953 if (!UsedRegs.empty() || II.getImplicitDefs()) in EmitMachineNode()
DScheduleDAGRRList.cpp1275 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT()
1415 for (const MCPhysReg *Reg = MCID.getImplicitDefs(); *Reg; ++Reg) in DelayForLiveRegsBottomUp()
2825 = TII->get(SU->getNode()->getMachineOpcode()).getImplicitDefs(); in canClobberReachingPhysRegUse()
2861 const MCPhysReg *ImpDefs = TII->get(N->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
2868 TII->get(SUNode->getMachineOpcode()).getImplicitDefs(); in canClobberPhysRegDefs()
DScheduleDAGSDNodes.cpp447 TII->get(N->getMachineOpcode()).getImplicitDefs()) { in AddSchedEdges()
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-exegesis/lib/
DMCInstrDescView.cpp38 for (const llvm::MCPhysReg *MCPhysReg = MCInstrDesc.getImplicitDefs(); in Instruction()
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/
DInstrBuilder.cpp227 Write.RegisterID = MCDesc.getImplicitDefs()[CurrentDef]; in populateWrites()
/external/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp87 if (const MCPhysReg *ImpDef = MCID.getImplicitDefs()) in init()
/external/llvm/lib/Target/Hexagon/
DRDFGraph.cpp703 if (!D.getImplicitDefs() && !D.getImplicitUses()) in isFixedReg()
712 const MCPhysReg *ImpR = Op.isDef() ? D.getImplicitDefs() in isFixedReg()
1194 if (const uint16_t *ImpD = In.getDesc().getImplicitDefs()) in buildStmt()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp101 if (const MCPhysReg *ImpDef = MCID.getImplicitDefs()) in init()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DRDFGraph.cpp647 if (!D.getImplicitDefs() && !D.getImplicitUses()) in isFixedReg()
656 const MCPhysReg *ImpR = Op.isDef() ? D.getImplicitDefs() in isFixedReg()
/external/llvm/lib/Target/ARM/
DThumb2SizeReduction.cpp229 for (const MCPhysReg *Regs = MCID.getImplicitDefs(); *Regs; ++Regs) in HasImplicitCPSRDef()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/MCTargetDesc/
DX86MCTargetDesc.cpp432 const MCPhysReg Reg = Desc.getImplicitDefs()[I]; in clearsSuperRegisters()
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DRegAllocFast.cpp1061 if (const unsigned *Defs = (*I)->getImplicitDefs()) in runOnMachineFunction()

12