Home
last modified time | relevance | path

Searched refs:inw (Results 1 – 25 of 56) sorted by relevance

123

/external/u-boot/board/renesas/ecovec/
Decovec.c38 outw(inw(PLCR) & ~0xFFF0, PLCR); in board_late_init()
39 outw(inw(PNCR) & ~0x000F, PNCR); in board_late_init()
40 outw(inw(PXCR) & ~0x0FC0, PXCR); in board_late_init()
41 outw((inw(PSELB) & ~0x030F) | 0x020A, PSELB); in board_late_init()
42 outw((inw(PSELC) & ~0x0307) | 0x0207, PSELC); in board_late_init()
43 outw((inw(PSELE) & ~0x00c0) | 0x0080, PSELE); in board_late_init()
68 outw((inw(PGCR) & ~0xFF) | 0x55, PGCR); in board_init()
69 outw((inw(HIZCRA) & ~0x02), HIZCRA); in board_init()
74 outw(inw(PFCR) & ~0x30, PFCR); in board_init()
75 outw(inw(PMCR) & ~0x0C, PMCR); in board_init()
[all …]
/external/u-boot/drivers/pcmcia/
Dmarubun_pcmcia.c48 if ((inw(MRSHPC_CSR) & 0x000c) == 0){ /* if card detect is true */ in pcmcia_on()
49 if ((inw(MRSHPC_CSR) & 0x0080) == 0){ in pcmcia_on()
64 if ((inw(MRSHPC_CSR) & 0x4000) != 0) in pcmcia_on()
71 if ((inw(MRSHPC_CSR) & 0x4000) != 0) in pcmcia_on()
79 if ((inw(MRSHPC_CSR) & 0x4000) != 0) in pcmcia_on()
/external/u-boot/arch/x86/cpu/broadwell/
Dpower_state.c68 ps->pm1_sts = inw(ACPI_BASE_ADDRESS + PM1_STS); in power_state_get()
69 ps->pm1_en = inw(ACPI_BASE_ADDRESS + PM1_EN); in power_state_get()
71 ps->tco1_sts = inw(ACPI_BASE_ADDRESS + TCO1_STS); in power_state_get()
72 ps->tco2_sts = inw(ACPI_BASE_ADDRESS + TCO2_STS); in power_state_get()
/external/u-boot/board/renesas/r7780mp/
Dr7780mp.c44 writew(inw(FPGA_CFPOW)|0x01, FPGA_CFPOW); in ide_set_reset()
46 writew(inw(FPGA_CFPOW)|0x02, FPGA_CFPOW); in ide_set_reset()
/external/u-boot/board/renesas/sh7763rdp/
Dsh7763rdp.c39 writew(inw(CPU_CMDREG)|0x0001, CPU_CMDREG); in board_init()
42 dat = inw(PSEL1); in board_init()
/external/u-boot/arch/microblaze/include/asm/
Dio.h42 #define inw(addr) readw (addr) macro
60 #define inw_p(port) inw((port))
84 *p++ = inw (port); in io_insw()
/external/webrtc/webrtc/common_audio/signal_processing/
Dresample_by_2_mips.c58 const int32_t* inw = (int32_t*)in; in WebRtcSpl_DownsampleBy2() local
76 [diff1] "=&r" (diff1), [diff2] "=r" (diff2), [inw] "+r" (inw) in WebRtcSpl_DownsampleBy2()
/external/u-boot/drivers/net/
Dpcnet.c98 return inw(dev->iobase + PCNET_RDP); in pcnet_read_csr()
110 return inw(dev->iobase + PCNET_BDP); in pcnet_read_bcr()
121 inw(dev->iobase + PCNET_RESET); in pcnet_reset()
127 return inw(dev->iobase + PCNET_RAP) == 88; in pcnet_check()
Drtl8139.c435 status = inw(ioaddr + IntrStatus); in rtl_transmit()
479 status = inw(ioaddr + IntrStatus); in rtl_poll()
/external/u-boot/drivers/pci/
Dpci_sh7751.c171 p4_out(inw(SH7751_BCR2), SH7751_PCIBCR2); in pci_sh7751_init()
172 p4_out(inw(SH7751_BCR3), SH7751_PCIBCR3); in pci_sh7751_init()
/external/u-boot/arch/xtensa/include/asm/
Dio.h61 #define inw(port) readw((u16 *)((port))) macro
68 #define inw_p(port) inw((port))
/external/u-boot/arch/sh/include/asm/
Dio.h89 #define inw(p) ({ unsigned int __v = __le16_to_cpu(__raw_readw(p)); __v; }) macro
104 #define inw_p(port) inw((port))
119 #define in_le16(port) inw(port)
/external/u-boot/board/ms7722se/
Dms7722se.c28 outw(inw(PXCR) & ~0xf000, PXCR); in board_init()
/external/u-boot/board/renesas/r2dplus/
Dr2dplus.c43 outw(inw(FPGA_CFPOW)|CFPOW_ON, FPGA_CFPOW); /* Power OM */ in ide_set_reset()
/external/u-boot/include/
Dusbdevice.h57 #ifndef inw
58 #define inw(p) (*(volatile u16*)(p)) macro
90 *(__b2 + __i) = inw(r); \
/external/u-boot/cmd/
Dio.c39 printf("%04x\n", inw(addr)); in do_io_iod()
/external/u-boot/arch/nios2/include/asm/
Dio.h74 #define inw(addr) readw(addr) macro
88 while (count--) *p++ = inw (port); in insw()
/external/u-boot/arch/x86/cpu/
Dpci.c28 *valuep = inw(PCI_REG_DATA + (offset & 2)); in pci_x86_read_config()
/external/u-boot/arch/m68k/include/asm/
Dio.h56 #define inw(port) in_be16((u16 *)((port)+_IO_BASE)) macro
61 #define inw(port) in_le16((u16 *)((port)+_IO_BASE)) macro
/external/u-boot/arch/sandbox/lib/
Dpci_io.c104 int inw(unsigned int addr) in inw() function
/external/u-boot/drivers/bios_emulator/include/
Dx86emu.h91 u16(X86APIP inw) (X86EMU_pioAddr addr);
/external/u-boot/drivers/usb/host/
Dr8a66597.h430 return inw(r8a66597->reg + offset); in r8a66597_read()
456 p[i] = inw(r8a66597->reg + offset); in r8a66597_read_fifo()
/external/u-boot/arch/powerpc/include/asm/
Dio.h53 #define inw(port) in_be16((u16 *)((port)+_IO_BASE)) macro
58 #define inw(port) in_le16((u16 *)((port)+_IO_BASE)) macro
/external/u-boot/arch/x86/cpu/ivybridge/
Dcpu.c152 pm1_sts = inw(DEFAULT_PMBASE + PM1_STS); in checkcpu()
/external/u-boot/drivers/bios_emulator/
Dbiosemui.h132 #define PM_inpw(port) inw(port+VIDEO_IO_OFFSET)

123