Home
last modified time | relevance | path

Searched refs:iomux (Results 1 – 25 of 51) sorted by relevance

123

/external/u-boot/arch/arm/mach-imx/
Dcache.c84 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in v7_outer_cache_enable() local
102 val = readl(&iomux->gpr[11]); in v7_outer_cache_enable()
106 writel(val, &iomux->gpr[11]); in v7_outer_cache_enable()
/external/u-boot/board/embest/mx6boards/
Dmx6boards.c379 struct iomuxc *iomux = (struct iomuxc *) in enable_lvds() local
381 setbits_le32(&iomux->gpr[2], in enable_lvds()
392 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in disable_lvds() local
400 clrbits_le32(&iomux->gpr[2], in disable_lvds()
462 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
492 writel(reg, &iomux->gpr[2]); in setup_display()
494 clrsetbits_le32(&iomux->gpr[3], in setup_display()
/external/u-boot/board/engicam/imx6q/
Dimx6q.c144 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
180 writel(reg, &iomux->gpr[2]); in setup_display()
182 reg = readl(&iomux->gpr[3]); in setup_display()
186 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/board/aristainetos/
Daristainetos-v2.c405 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in enable_lvds() local
465 writel(reg, &iomux->gpr[2]); in enable_lvds()
467 reg = readl(&iomux->gpr[3]); in enable_lvds()
471 writel(reg, &iomux->gpr[3]); in enable_lvds()
478 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in enable_spi_display() local
557 writel(reg, &iomux->gpr[2]); in enable_spi_display()
559 reg = readl(&iomux->gpr[3]); in enable_spi_display()
563 writel(reg, &iomux->gpr[3]); in enable_spi_display()
Daristainetos-v1.c102 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_iomux_enet() local
107 setbits_le32(&iomux->gpr[1], IOMUXC_GPR1_ENET_CLK_SEL_MASK); in setup_iomux_enet()
Daristainetos.c267 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in board_init() local
292 clrsetbits_le32(&iomux->gpr[1], IOMUXC_GPR1_USB_OTG_ID_SEL_MASK, 0); in board_init()
/external/u-boot/board/boundary/nitrogen6x/
Dnitrogen6x.c479 struct iomuxc *iomux = (struct iomuxc *) in enable_lvds() local
481 u32 reg = readl(&iomux->gpr[2]); in enable_lvds()
483 writel(reg, &iomux->gpr[2]); in enable_lvds()
489 struct iomuxc *iomux = (struct iomuxc *) in enable_lvds_jeida() local
491 u32 reg = readl(&iomux->gpr[2]); in enable_lvds_jeida()
494 writel(reg, &iomux->gpr[2]); in enable_lvds_jeida()
757 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
793 writel(reg, &iomux->gpr[2]); in setup_display()
795 reg = readl(&iomux->gpr[3]); in setup_display()
800 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/doc/device-tree-bindings/pinctrl/
Drockchip,pinctrl.txt21 Required properties for iomux controller:
28 Optional properties for iomux controller:
30 as some SoCs carry parts of the iomux controller registers there.
33 Deprecated properties for iomux controller:
34 - reg: first element is the general register space of the iomux controller
41 - reg: register of the gpio bank (different than the iomux registerset)
/external/u-boot/arch/arm/mach-imx/mx6/
Dsoc.c654 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in gpr_init() local
657 writel(0xF00000CF, &iomux->gpr[4]); in gpr_init()
660 writel(0x77177717, &iomux->gpr[6]); in gpr_init()
661 writel(0x77177717, &iomux->gpr[7]); in gpr_init()
664 writel(0x007F007F, &iomux->gpr[6]); in gpr_init()
665 writel(0x007F007F, &iomux->gpr[7]); in gpr_init()
/external/u-boot/board/freescale/mx6sabresd/
Dmx6sabresd.c409 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in disable_lvds() local
411 int reg = readl(&iomux->gpr[2]); in disable_lvds()
416 writel(reg, &iomux->gpr[2]); in disable_lvds()
491 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
533 writel(reg, &iomux->gpr[2]); in setup_display()
535 reg = readl(&iomux->gpr[3]); in setup_display()
540 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/board/ge/mx53ppd/
Dmx53ppd_video.c80 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in lcd_enable() local
98 &iomux->gpr[2]); in lcd_enable()
/external/u-boot/board/kosagi/novena/
Dvideo.c387 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display_clock() local
420 &iomux->gpr[2]); in setup_display_clock()
422 clrsetbits_le32(&iomux->gpr[3], in setup_display_clock()
/external/u-boot/board/ge/bx50v3/
Dbx50v3.c458 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display_b850v3() local
488 &iomux->gpr[2]); in setup_display_b850v3()
490 clrbits_le32(&iomux->gpr[3], in setup_display_b850v3()
499 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display_bx50v3() local
529 &iomux->gpr[2]); in setup_display_bx50v3()
531 clrsetbits_le32(&iomux->gpr[3], in setup_display_bx50v3()
/external/u-boot/board/freescale/mx6sabreauto/
Dmx6sabreauto.c442 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in disable_lvds() local
444 clrbits_le32(&iomux->gpr[2], in disable_lvds()
511 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
550 writel(reg, &iomux->gpr[2]); in setup_display()
552 reg = readl(&iomux->gpr[3]); in setup_display()
559 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/board/toradex/apalis_imx6/
Dapalis_imx6.c582 struct iomuxc *iomux = (struct iomuxc *) in enable_lvds() local
584 u32 reg = readl(&iomux->gpr[2]); in enable_lvds()
586 writel(reg, &iomux->gpr[2]); in enable_lvds()
695 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
731 writel(reg, &iomux->gpr[2]); in setup_display()
733 reg = readl(&iomux->gpr[3]); in setup_display()
738 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/drivers/pinctrl/rockchip/
Dpinctrl_rk3188.c436 struct rockchip_iomux iomux[4]; member
444 .iomux = { \
457 .iomux = { \
802 struct rockchip_iomux *mux = &bank->iomux[muxnum]; in rk3188_pinctrl_get_pin_info()
947 struct rockchip_iomux *mux = &bank->iomux[muxnum]; in rk3188_pinctrl_parse_tables()
Dpinctrl_rk3288.c59 struct rockchip_iomux iomux[4]; member
67 .iomux = { \
80 .iomux = { \
653 struct rockchip_iomux *mux = &bank->iomux[muxnum]; in rk3288_pinctrl_get_pin_info()
823 struct rockchip_iomux *mux = &bank->iomux[muxnum]; in rk3288_pinctrl_parse_tables()
/external/u-boot/doc/
DREADME.iomux16 Two new files, common/iomux.c and include/iomux.h, contain the heart
70 Note that common/iomux.c calls console_assign() for every registered
/external/u-boot/board/gateworks/gw_ventana/
Dgw_ventana.c327 struct iomuxc *iomux = (struct iomuxc *) in enable_lvds() local
331 u32 reg = readl(&iomux->gpr[2]); in enable_lvds()
333 writel(reg, &iomux->gpr[2]); in enable_lvds()
433 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
469 writel(reg, &iomux->gpr[2]); in setup_display()
471 reg = readl(&iomux->gpr[3]); in setup_display()
475 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/board/barco/platinum/
Dplatinum_picon.c134 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in platinum_setup_enet() local
148 setbits_le32(&iomux->gpr[1], IOMUXC_GPR1_ENET_CLK_SEL_MASK); in platinum_setup_enet()
/external/u-boot/board/congatec/cgtqmx6eval/
Dcgtqmx6eval.c526 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in disable_lvds() local
528 clrbits_le32(&iomux->gpr[2], IOMUXC_GPR2_LVDS_CH0_MODE_MASK | in disable_lvds()
629 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
664 writel(reg, &iomux->gpr[2]); in setup_display()
666 reg = readl(&iomux->gpr[3]); in setup_display()
671 writel(reg, &iomux->gpr[3]); in setup_display()
/external/u-boot/board/freescale/mx28evk/
DMakefile9 obj-y := iomux.o
/external/u-boot/board/technologic/ts4600/
DMakefile8 obj-y := iomux.o
/external/u-boot/arch/arm/mach-imx/mx7ulp/
DMakefile6 obj-y := soc.o clock.o iomux.o pcc.o scg.o
/external/u-boot/board/advantech/dms-ba16/
Ddms-ba16.c398 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR; in setup_display() local
425 &iomux->gpr[2]); in setup_display()
427 clrsetbits_le32(&iomux->gpr[3], in setup_display()

123