| /external/swiftshader/third_party/LLVM/include/llvm/MC/ |
| D | MCInstrAnalysis.h | 51 virtual bool isReturn(const MCInst &Inst) const { in isReturn() function
52 return Info->get(Inst.getOpcode()).isReturn(); in isReturn()
|
| /external/llvm/include/llvm/MC/ |
| D | MCInstrAnalysis.h | 54 virtual bool isReturn(const MCInst &Inst) const { in isReturn() function
55 return Info->get(Inst.getOpcode()).isReturn(); in isReturn()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/ |
| D | MCInstrAnalysis.h | 57 virtual bool isReturn(const MCInst &Inst) const { in isReturn() function
58 return Info->get(Inst.getOpcode()).isReturn(); in isReturn()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Lanai/ |
| D | LanaiDelaySlotFiller.cpp | 201 assert((!MI->isCall() && !MI->isReturn()) && in delayHasHazard()
231 unsigned E = MI->isCall() || MI->isReturn() ? MCID.getNumOperands() in insertDefsUses()
251 if (MI->isCall() || MI->isReturn()) in insertDefsUses()
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiDelaySlotFiller.cpp | 202 assert((!MI->isCall() && !MI->isReturn()) && in delayHasHazard()
232 unsigned E = MI->isCall() || MI->isReturn() ? MCID.getNumOperands() in insertDefsUses()
252 if (MI->isCall() || MI->isReturn()) in insertDefsUses()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86PadShortFunction.cpp | 134 assert(ReturnLoc->isReturn() && !ReturnLoc->isCall() && in runOnMachineFunction()
189 if (MI.isReturn() && !MI.isCall()) { in cyclesUntilReturn()
|
| D | ShadowCallStack.cpp | 214 if (MI.isReturn()) in runOnMachineFunction()
217 if (MI.isReturn() && MI.isCall()) { in runOnMachineFunction()
302 if (MI.isReturn()) { in runOnMachineFunction()
|
| D | X86InstrControl.td | 22 let isTerminator = 1, isReturn = 1, isBarrier = 1,
269 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
294 let isCall = 1, isTerminator = 1, isReturn = 1, isBranch = 1,
344 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
389 let isTerminator = 1, isReturn = 1, isBarrier = 1 in {
399 let isCall = 1, isTerminator = 1, isReturn = 1, isBranch = 1,
|
| /external/llvm/lib/Target/X86/ |
| D | X86PadShortFunction.cpp | 139 assert(ReturnLoc->isReturn() && !ReturnLoc->isCall() && in runOnMachineFunction()
194 if (MI.isReturn() && !MI.isCall()) { in cyclesUntilReturn()
|
| D | X86VZeroUpper.cpp | 187 bool IsReturnFromX86INTR = IsX86INTR && MI.isReturn(); in processBasicBlock()
188 bool IsControlFlow = MI.isCall() || MI.isReturn(); in processBasicBlock()
|
| /external/swiftshader/third_party/LLVM/tools/llvm-objdump/ |
| D | MCFunction.cpp | 72 } else if (Ana->isReturn(Inst)) { in createFunctionFromMC()
132 if (!Ana->isReturn(Inst.Inst) && llvm::next(i) != e) in createFunctionFromMC()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyInstrControl.td | 118 let isReturn = 1 in {
134 } // isReturn = 1
184 // They are not return instructions in wasm, but setting 'isReturn' to true as
187 isCodeGenOnly = 1, isReturn = 1 in {
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Nios2/ |
| D | Nios2InstrInfo.td | 64 isReturn = 1,
108 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, hasCtrlDep=1 in
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | XRayInstrumentation.cpp | 97 if (T.isReturn() && in replaceRetWithPatchableRet()
128 if (T.isReturn() && in prependRetWithPatchableExit()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 194 assert((!MCID.isCall() && !MCID.isReturn()) && in delayHasHazard()
224 unsigned e = MCID.isCall() || MCID.isReturn() ? MCID.getNumOperands() : in insertDefsUses()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyInstrControl.td | 81 let isReturn = 1 in {
91 } // isReturn = 1
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMOptimizeBarriersPass.cpp | 50 MI->isReturn()); in CanMovePastDMB()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMOptimizeBarriersPass.cpp | 48 MI->isReturn()); in CanMovePastDMB()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/ |
| D | MCInstrDesc.cpp | 35 if (isBranch() || isCall() || isReturn() || isIndirectBranch()) in mayAffectControlFlow()
|
| /external/llvm/lib/MC/ |
| D | MCInstrDesc.cpp | 35 if (isBranch() || isCall() || isReturn() || isIndirectBranch()) in mayAffectControlFlow()
|
| /external/llvm/lib/CodeGen/ |
| D | XRayInstrumentation.cpp | 73 if (T.isReturn() && T.getOpcode() == TII->getReturnOpcode()) { in runOnMachineFunction()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARC/ |
| D | ARCInstrInfo.cpp | 199 } else if (I->isReturn()) { in analyzeBranch()
210 isJumpOpcode(I->getOpcode()) || I->isReturn())) { in analyzeBranch()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonShuffler.cpp | 340 if (HexagonMCInstrInfo::getDesc(MCII, ID).isReturn()) in check()
397 if (HexagonMCInstrInfo::getDesc(MCII, Inst0).isReturn()) in check()
399 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isReturn()) in check()
|
| D | HexagonMCChecker.cpp | 305 if (Desc.isBranch() || Desc.isCall() || Desc.isReturn()) in reportBranchErrors()
316 if (Desc.isBranch() || Desc.isCall() || Desc.isReturn()) { in checkHWLoop()
330 if (Desc.isBranch() || Desc.isCall() || Desc.isReturn()) in checkCOFMax1()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonPseudo.td | 233 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasSideEffects = 0,
238 let isPseudo = 1, isCall = 1, isReturn = 1, isBarrier = 1, isPredicable = 0,
244 let isPseudo = 1, isCall = 1, isReturn = 1, isBarrier = 1, isPredicable = 0,
297 let isTerminator = 1, hasSideEffects = 0, isReturn = 1, isCodeGenOnly = 1,
352 let isCall = 1, isBarrier = 1, isReturn = 1, isTerminator = 1,
|