Home
last modified time | relevance | path

Searched refs:isZeroExtended (Results 1 – 8 of 8) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCInstrInfo.h365 bool isZeroExtended(const MachineInstr &MI, const unsigned depth = 0) const {
DPPCMIPeephole.cpp186 if (TII->isZeroExtended(*MI)) in getKnownLeadingZeroCount()
DPPCInstrInfo.cpp1668 if (isZeroExtended(*MI)) { in optimizeCompareInstr()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp4556 static bool isZeroExtended(SDNode *N, SelectionDAG &DAG) { in isZeroExtended() function
4616 isZeroExtended(N0, DAG) && isZeroExtended(N1, DAG); in isAddSubZExt()
4635 bool isN0ZExt = isZeroExtended(N0, DAG); in LowerMUL()
4636 bool isN1ZExt = isZeroExtended(N1, DAG); in LowerMUL()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp2506 static bool isZeroExtended(SDNode *N, SelectionDAG &DAG) { in isZeroExtended() function
2528 isZeroExtended(N0, DAG) && isZeroExtended(N1, DAG); in isAddSubZExt()
2568 bool isN0ZExt = isZeroExtended(N0, DAG); in LowerMUL()
2569 bool isN1ZExt = isZeroExtended(N1, DAG); in LowerMUL()
8686 isZeroExtended(N0.getNode(), DAG))) in performMulCombine()
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp2181 static bool isZeroExtended(SDNode *N, SelectionDAG &DAG) { in isZeroExtended() function
2206 isZeroExtended(N0, DAG) && isZeroExtended(N1, DAG); in isAddSubZExt()
2226 bool isN0ZExt = isZeroExtended(N0, DAG); in LowerMUL()
2227 bool isN1ZExt = isZeroExtended(N1, DAG); in LowerMUL()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp6499 static bool isZeroExtended(SDNode *N, SelectionDAG &DAG) { in isZeroExtended() function
6630 isZeroExtended(N0, DAG) && isZeroExtended(N1, DAG); in isAddSubZExt()
6650 bool isN0ZExt = isZeroExtended(N0, DAG); in LowerMUL()
6651 bool isN1ZExt = isZeroExtended(N1, DAG); in LowerMUL()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp7323 static bool isZeroExtended(SDNode *N, SelectionDAG &DAG) { in isZeroExtended() function
7464 isZeroExtended(N0, DAG) && isZeroExtended(N1, DAG); in isAddSubZExt()
7484 bool isN0ZExt = isZeroExtended(N0, DAG); in LowerMUL()
7485 bool isN1ZExt = isZeroExtended(N1, DAG); in LowerMUL()