Home
last modified time | relevance | path

Searched refs:kDRegSize (Results 1 – 20 of 20) sorted by relevance

/external/vixl/src/aarch64/
Doperands-aarch64.h151 (size_ == kSRegSize) || (size_ == kDRegSize) || in IsValidVRegister()
365 VRegister V8B() const { return VRegister(code_, kDRegSize, 8); } in V8B()
368 VRegister V4H() const { return VRegister(code_, kDRegSize, 4); } in V4H()
370 VRegister V2S() const { return VRegister(code_, kDRegSize, 2); } in V2S()
373 VRegister V1D() const { return VRegister(code_, kDRegSize, 1); } in V1D()
408 bool IsLaneSizeD() const { return GetLaneSizeInBits() == kDRegSize; } in IsLaneSizeD()
467 const VRegister d##N(N, kDRegSize); \
692 static CPURegList GetCalleeSavedV(unsigned size = kDRegSize);
698 static CPURegList GetCallerSavedV(unsigned size = kDRegSize);
Dlogic-aarch64.cc2280 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fcadd()
4178 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); \
4222 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in frecps()
4254 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in frsqrts()
4311 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fcmp()
4331 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fcmp_zero()
4354 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fabscmp()
4389 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fmla()
4422 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fmls()
4451 VIXL_ASSERT(LaneSizeInBitsFromFormat(vform) == kDRegSize); in fneg()
[all …]
Dinstructions-aarch64.cc554 return kDRegSize; in RegisterSizeInBitsFromFormat()
559 return kDRegSize; in RegisterSizeInBitsFromFormat()
Dinstructions-aarch64.h71 const unsigned kDRegSize = 64; variable
73 const unsigned kDRegSizeInBytes = kDRegSize / 8;
Dmacro-assembler-aarch64.h854 PushSizeRegList(regs, kDRegSize, CPURegister::kVRegister); in PushDRegList()
857 PopSizeRegList(regs, kDRegSize, CPURegister::kVRegister); in PopDRegList()
924 PeekSizeRegList(regs, offset, kDRegSize, CPURegister::kVRegister); in PeekDRegList()
927 PokeSizeRegList(regs, offset, kDRegSize, CPURegister::kVRegister); in PokeDRegList()
Ddisasm-aarch64.cc4742 case kDRegSize: in AppendRegisterNameToOutput()
5061 reg_size = kDRegSize; in SubstituteRegisterField()
Dmacro-assembler-aarch64.cc2471 CPURegList(CPURegister::kVRegister, kDRegSize, 0, arg_count - 1); in PrintfNoPreserve()
Dsimulator-aarch64.h1066 case kDRegSize:
Dassembler-aarch64.cc5802 case kDRegSize: in LoadOpFor()
5825 case kDRegSize: in StoreOpFor()
/external/v8/src/arm64/
Dsimulator-logic-arm64.cc3288 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); \
3324 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in frecps()
3350 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in frsqrts()
3398 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fcmp()
3412 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fcmp_zero()
3429 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fabscmp()
3458 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fmla()
3485 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fmls()
3508 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fneg()
3533 DCHECK_EQ(LaneSizeInBytesFromFormat(vform), kDRegSize); in fabs_()
[all …]
Dsimulator-arm64.h884 (sizeof(T) == kSRegSize) || (sizeof(T) == kDRegSize) || in vreg()
928 case kDRegSize: in vreg()
948 (sizeof(value) == kSRegSize) || (sizeof(value) == kDRegSize) ||
1001 (sizeof(value) == kDRegSize) || (sizeof(value) == kQRegSize)); in set_vreg_no_log()
1159 static_assert(sizeof(value) == kDRegSize, in GetPrintRegisterFormat()
1184 case kDRegSize: in GetPrintRegisterFormatForSizeFP()
1193 (GetPrintRegLaneSizeInBytes(format) == kDRegSize)) { in GetPrintRegisterFormatTryFP()
Ddeoptimizer-arm64.cc124 (saved_double_registers.Count() * kDRegSize) + in Generate()
Dinstructions-arm64.cc175 static_assert(kXRegSize == kDRegSize, "X and D registers must be same size."); in CalcLSPairDataSize()
Dsimulator-arm64.cc937 case kDRegSize: in GetPrintRegisterFormatForSize()
949 case kDRegSize: in GetPrintRegisterFormatForSize()
964 static_assert(kXRegSize == kDRegSize, "X and D registers must be same size."); in GetPrintRegisterFormatForSize()
1192 (lane_size_in_bytes == kDRegSize)); in PrintVRegisterFPHelper()
1920 DCHECK_EQ(access_size, static_cast<unsigned>(kDRegSize)); in LoadStorePairHelper()
1956 DCHECK_EQ(access_size, static_cast<unsigned>(kDRegSize)); in LoadStorePairHelper()
Dmacro-assembler-arm64.cc1443 static_assert(kPointerSize == kDRegSize, in CopyDoubleWords()
2428 offset -= 2 * kDRegSize; in ExitFrameRestoreFPRegs()
Dconstants-arm64.h60 const int kDRegSize = kDRegSizeInBits >> 3; variable
Ddisasm-arm64.cc3459 imm *= (instr->NEONQ() == 0) ? kDRegSize : kQRegSize; in SubstituteRegisterField()
/external/vixl/test/aarch64/
Dtest-simulator-aarch64.cc249 VIXL_ASSERT((d_size == kDRegSize) || (d_size == kSRegSize) || in Test1Op_Helper()
251 VIXL_ASSERT((n_size == kDRegSize) || (n_size == kSRegSize) || in Test1Op_Helper()
268 if (n_size == kDRegSize) { in Test1Op_Helper()
279 if (d_size == kDRegSize) { in Test1Op_Helper()
391 VIXL_ASSERT((reg_size == kDRegSize) || (reg_size == kSRegSize) || in Test2Op_Helper()
406 bool double_op = reg_size == kDRegSize; in Test2Op_Helper()
549 VIXL_ASSERT((reg_size == kDRegSize) || (reg_size == kSRegSize) || in Test3Op_Helper()
565 bool double_op = reg_size == kDRegSize; in Test3Op_Helper()
708 VIXL_ASSERT((reg_size == kDRegSize) || (reg_size == kSRegSize)); in TestCmp_Helper()
723 bool double_op = reg_size == kDRegSize; in TestCmp_Helper()
[all …]
Dtest-utils-aarch64.cc363 d[i] = FPRegister(n, kDRegSize); in PopulateFPRegisterArray()
406 FPRegister dn(i, kDRegSize); in ClobberFP()
Dtest-assembler-aarch64.cc16236 kDRegSize, in TEST()
16241 kDRegSize, in TEST()
16246 kDRegSize, in TEST()
16251 kDRegSize, in TEST()
16258 kDRegSize, in TEST()
16263 kDRegSize, in TEST()
16268 kDRegSize, in TEST()
16273 kDRegSize, in TEST()
27588 VRegister temp = temps.AcquireVRegisterOfSize(kDRegSize); in TEST()