Home
last modified time | relevance | path

Searched refs:lcdc (Results 1 – 24 of 24) sorted by relevance

/external/u-boot/drivers/video/sunxi/
Dlcdc.c30 void lcdc_init(struct sunxi_lcdc_reg * const lcdc) in lcdc_init() argument
33 writel(0, &lcdc->ctrl); /* Disable tcon */ in lcdc_init()
34 writel(0, &lcdc->int0); /* Disable all interrupts */ in lcdc_init()
37 clrbits_le32(&lcdc->tcon0_dclk, SUNXI_LCDC_TCON0_DCLK_ENABLE); in lcdc_init()
40 writel(0xffffffff, &lcdc->tcon0_io_tristate); in lcdc_init()
41 writel(0xffffffff, &lcdc->tcon1_io_tristate); in lcdc_init()
44 void lcdc_enable(struct sunxi_lcdc_reg * const lcdc, int depth) in lcdc_enable() argument
46 setbits_le32(&lcdc->ctrl, SUNXI_LCDC_CTRL_TCON_ENABLE); in lcdc_enable()
48 setbits_le32(&lcdc->tcon0_lvds_intf, SUNXI_LCDC_TCON0_LVDS_INTF_ENABLE); in lcdc_enable()
49 setbits_le32(&lcdc->lvds_ana0, SUNXI_LCDC_LVDS_ANA0); in lcdc_enable()
[all …]
Dsunxi_lcd.c42 struct sunxi_lcdc_reg * const lcdc = in sunxi_lcd_enable() local
53 lcdc_init(lcdc); in sunxi_lcd_enable()
57 lcdc_tcon0_mode_set(lcdc, edid, clk_div, false, in sunxi_lcd_enable()
59 lcdc_enable(lcdc, priv->panel_bpp); in sunxi_lcd_enable()
Dsunxi_dw_hdmi.c248 struct sunxi_lcdc_reg *lcdc; in sunxi_dw_hdmi_lcdc_init() local
251 lcdc = (struct sunxi_lcdc_reg *)SUNXI_LCD0_BASE; in sunxi_dw_hdmi_lcdc_init()
261 lcdc = (struct sunxi_lcdc_reg *)SUNXI_LCD1_BASE; in sunxi_dw_hdmi_lcdc_init()
272 lcdc_init(lcdc); in sunxi_dw_hdmi_lcdc_init()
273 lcdc_tcon1_mode_set(lcdc, edid, false, false); in sunxi_dw_hdmi_lcdc_init()
274 lcdc_enable(lcdc, bpp); in sunxi_dw_hdmi_lcdc_init()
DMakefile6 obj-$(CONFIG_VIDEO_SUNXI) += sunxi_display.o simplefb_common.o lcdc.o tve_common.o ../videomodes.o
7 obj-$(CONFIG_VIDEO_DE2) += sunxi_de2.o sunxi_dw_hdmi.o simplefb_common.o lcdc.o ../dw_hdmi.o sunxi_…
Dsunxi_display.c523 struct sunxi_lcdc_reg * const lcdc = in sunxi_lcdc_init() local
543 lcdc_init(lcdc); in sunxi_lcdc_init()
645 struct sunxi_lcdc_reg * const lcdc = local
672 lcdc_tcon0_mode_set(lcdc, &timing, clk_div, for_ext_vga_dac,
681 struct sunxi_lcdc_reg * const lcdc = local
688 lcdc_tcon1_mode_set(lcdc, &timing, use_portd_hvsync,
926 struct sunxi_lcdc_reg * const lcdc = local
941 lcdc_enable(lcdc, sunxi_display.depth);
971 lcdc_enable(lcdc, sunxi_display.depth);
983 lcdc_enable(lcdc, sunxi_display.depth);
[all …]
/external/u-boot/arch/arm/include/asm/arch-sunxi/
Dlcdc.h117 void lcdc_init(struct sunxi_lcdc_reg * const lcdc);
118 void lcdc_enable(struct sunxi_lcdc_reg * const lcdc, int depth);
119 void lcdc_tcon0_mode_set(struct sunxi_lcdc_reg * const lcdc,
123 void lcdc_tcon1_mode_set(struct sunxi_lcdc_reg * const lcdc,
/external/u-boot/arch/arm/dts/
Dam335x-boneblack.dts73 &lcdc {
Dam33xx.dtsi783 lcdc: lcdc@4830e000 { label
787 ti,hwmods = "lcdc";
Dda850-lcdk.dts318 &lcdc {
Drk3288-miqi.dtsi30 lcdc-supply = <&vcc_io>;
Dam335x-pxm2.dtsi237 &lcdc {
Drk3288-popmetal.dtsi83 lcdc-supply = <&vcc_io>;
Dam335x-pdu001.dts422 &lcdc {
Dda850.dtsi565 lcdc: display@213000 { label
Drk3288-phycore-som.dtsi85 lcdc-supply = <&vdd_3v3_io>;
Dam335x-rut.dts280 &lcdc {
Dat91sam9261.dtsi86 compatible = "atmel,at91sam9261-lcdc";
Drk3288-veyron.dtsi219 lcdc-supply = <&vcc33_lcd>;
Dam335x-evmsk.dts718 &lcdc {
Drk3128.dtsi129 lcdc {
Dam335x-evm.dts480 &lcdc {
Dat91sam9rl.dtsi87 compatible = "atmel,at91sam9rl-lcdc";
Dat91sam9263.dtsi1005 compatible = "atmel,at91sam9263-lcdc";
Dat91sam9g45.dtsi1283 compatible = "atmel,at91sam9g45-lcdc";