Home
last modified time | relevance | path

Searched refs:main_pll_cntr5clk (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-socfpga/include/mach/
Dclock_manager_s10.h37 u32 main_pll_cntr5clk; member
/external/u-boot/arch/arm/mach-socfpga/
Dclock_manager_s10.c142 writel(cfg->main_pll_cntr5clk, &clock_manager_base->main_pll.cntr5clk); in cm_basic_init()