Home
last modified time | relevance | path

Searched refs:per0modrst (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/arch/arm/mach-socfpga/
Dreset_manager_arria10.c183 setbits_le32(&reset_manager_base->per0modrst, eccmask); in socfpga_emac_manage_reset()
184 setbits_le32(&reset_manager_base->per0modrst, emacmask); in socfpga_emac_manage_reset()
187 clrbits_le32(&reset_manager_base->per0modrst, emacmask); in socfpga_emac_manage_reset()
188 clrbits_le32(&reset_manager_base->per0modrst, eccmask); in socfpga_emac_manage_reset()
243 setbits_le32(&reset_manager_base->per0modrst, mask0 & ECC_MASK); in socfpga_reset_assert_fpga_connected_peripherals()
245 setbits_le32(&reset_manager_base->per0modrst, mask0); in socfpga_reset_assert_fpga_connected_peripherals()
268 reg = &reset_manager_base->per0modrst; in socfpga_per_reset()
313 setbits_le32(&reset_manager_base->per0modrst, ~mask_ecc_ocp); in socfpga_per_reset_all()
316 setbits_le32(&reset_manager_base->per0modrst, mask_ecc_ocp); in socfpga_per_reset_all()
Dreset_manager_s10.c28 reg = &reset_manager_base->per0modrst; in socfpga_per_reset()
53 &reset_manager_base->per0modrst); in socfpga_per_reset_all()
54 writel(~l4wd0, &reset_manager_base->per0modrst); in socfpga_per_reset_all()
138 writel(~RSTMGR_PER0MODRST_OCP_MASK, &reset_manager_base->per0modrst); in reset_deassert_peripherals_handoff()
139 writel(0, &reset_manager_base->per0modrst); in reset_deassert_peripherals_handoff()
/external/u-boot/arch/arm/mach-socfpga/include/mach/
Dreset_manager_s10.h28 u32 per0modrst; member
Dreset_manager_arria10.h31 u32 per0modrst; member