Home
last modified time | relevance | path

Searched refs:pgcr2 (Results 1 – 10 of 10) sorted by relevance

/external/u-boot/board/ti/ks2_evm/
Dddr3_k2g.c34 .pgcr2 = 0x00F03D09ul,
74 .pgcr2 = 0x00F05159ul,
135 .pgcr2 = 0x00F03D09ul,
Dddr3_cfg.c32 .pgcr2 = 0x00F07A12ul,
/external/u-boot/arch/arm/mach-keystone/include/mach/
Dddr3.h32 unsigned int pgcr2; member
/external/u-boot/arch/arm/mach-sunxi/
Ddram_sun8i_a33.c237 clrbits_le32(&mctl_ctl->pgcr2, (0x3 << 6)); in mctl_channel_init()
286 setbits_le32(&mctl_ctl->pgcr2, 0x3 << 6); in mctl_channel_init()
Ddram_sun8i_a83t.c320 clrbits_le32(&mctl_ctl->pgcr2, (0x3 << 6)); in mctl_channel_init()
378 setbits_le32(&mctl_ctl->pgcr2, 0x3 << 6); in mctl_channel_init()
/external/u-boot/arch/arm/include/asm/arch-sunxi/
Ddram_sun8i_a33.h120 u32 pgcr2; /* 0x108 */ member
Ddram_sun8i_a83t.h120 u32 pgcr2; /* 0x108 */ member
Ddram_sun8i_a23.h198 u32 pgcr2; /* 0x8c */ member
/external/u-boot/arch/arm/mach-keystone/
Dddr3_spd.c38 debug_ddr_cfg("pgcr2 0x%08X\n", ptr->pgcr2); in dump_phy_config()
359 spd_cb->phy_cfg.pgcr2 = (0xF << 20) | ((int)spd->t_refprd & 0x3ffff); in init_ddr3param()
Dddr3.c56 __raw_writel(phy_cfg->pgcr2, base + KS2_DDRPHY_PGCR2_OFFSET); in ddr3_init_ddrphy()