| /external/u-boot/drivers/ddr/fsl/ |
| D | mpc85xx_ddr_gen3.c | 152 out_be32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
163 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
207 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2 & 0xffffffeb); in fsl_ddr_set_memctl_regs()
332 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
364 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
366 in_be32(&ddr->sdram_cfg_2)); in fsl_ddr_set_memctl_regs()
386 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_FRC_SR); in fsl_ddr_set_memctl_regs()
432 while ((in_be32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
450 clrbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_ODT_CFG_MASK); in fsl_ddr_set_memctl_regs()
452 in_be32(&ddr->sdram_cfg_2)); in fsl_ddr_set_memctl_regs()
[all …]
|
| D | arm_ddr_gen3.c | 129 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
140 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
186 temp_sdram_cfg = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
188 ddr_out32(&ddr->sdram_cfg_2, temp_sdram_cfg); in fsl_ddr_set_memctl_regs()
231 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
242 temp_sdram_cfg = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
244 ddr_out32(&ddr->sdram_cfg_2, temp_sdram_cfg); in fsl_ddr_set_memctl_regs()
|
| D | fsl_ddr_gen4.c | 217 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
228 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
281 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
331 temp32 = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
333 ddr_out32(&ddr->sdram_cfg_2, temp32); in fsl_ddr_set_memctl_regs()
434 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
466 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
497 temp32 = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
499 ddr_out32(&ddr->sdram_cfg_2, temp32); in fsl_ddr_set_memctl_regs()
|
| D | mpc86xx_ddr.c | 55 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
79 while (in_be32(&ddr->sdram_cfg_2) & 0x10) { in fsl_ddr_set_memctl_regs()
|
| D | mpc85xx_ddr_gen2.c | 70 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
90 while (in_be32(&ddr->sdram_cfg_2) & 0x10) { in fsl_ddr_set_memctl_regs()
|
| /external/u-boot/board/freescale/ls1021atwr/ |
| D | ls1021atwr.c | 158 out_be32(&ddr->sdram_cfg_2, in ddrmc_init()
169 out_be32(&ddr->sdram_cfg_2, DDR_SDRAM_CFG_2); in ddrmc_init()
199 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
201 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
213 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
215 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
|
| /external/u-boot/board/freescale/bsc9132qds/ |
| D | spl_minimal.c | 25 __raw_writel(CONFIG_SYS_DDR_CONTROL_2_800, &ddr->sdram_cfg_2); in sdram_init()
45 __raw_writel(CONFIG_SYS_DDR_CONTROL_2_1333, &ddr->sdram_cfg_2); in sdram_init()
|
| /external/u-boot/board/freescale/mpc8569mds/ |
| D | mpc8569mds.c | 245 out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2); in fixed_sdram()
255 out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2); in fixed_sdram()
271 while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) { in fixed_sdram()
|
| /external/u-boot/board/freescale/mpc8572ds/ |
| D | mpc8572ds.c | 79 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2; in fixed_sdram()
99 while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) { in fixed_sdram()
|
| /external/u-boot/board/sbc8641d/ |
| D | sbc8641d.c | 114 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CFG_2; in fixed_sdram()
145 ddr->sdram_cfg_2 = CONFIG_SYS_DDR2_CFG_2; in fixed_sdram()
|
| /external/u-boot/board/freescale/mpc8610hpcd/ |
| D | mpc8610hpcd.c | 163 ddr->sdram_cfg_2 = 0x04400010; in fixed_sdram()
184 while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) in fixed_sdram()
|
| /external/u-boot/board/freescale/mpc8536ds/ |
| D | mpc8536ds.c | 107 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2; in fixed_sdram()
127 while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) { in fixed_sdram()
|
| /external/u-boot/board/socrates/ |
| D | sdram.c | 42 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONFIG_2; in fixed_sdram()
|
| /external/u-boot/board/sbc8548/ |
| D | ddr.c | 110 out_be32(&ddr->sdram_cfg_2, 0x24401000); in fixed_sdram()
|
| /external/u-boot/board/freescale/bsc9131rdb/ |
| D | spl_minimal.c | 36 __raw_writel(CONFIG_SYS_DDR_CONTROL_2, &ddr->sdram_cfg_2); in sdram_init()
|
| /external/u-boot/board/freescale/mpc8641hpcn/ |
| D | mpc8641hpcn.c | 98 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2; in fixed_sdram()
|
| /external/u-boot/board/freescale/ls1021aiot/ |
| D | ls1021aiot.c | 64 out_be32(&ddr->sdram_cfg_2, DDR_SDRAM_CFG_2); in ddrmc_init()
|
| /external/u-boot/arch/arm/cpu/armv7/ls102xa/ |
| D | ls102xa_psci.c | 122 setbits_be32(&ddr->sdram_cfg_2, 0x80000000); in ls1_start_fsm()
|
| /external/u-boot/include/ |
| D | fsl_immap.h | 38 u32 sdram_cfg_2; /* SDRAM Control Configuration 2 */ member
|