/external/llvm/test/CodeGen/PowerPC/ |
D | sdiv-pow2.ll | 26 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3 31 ; CHECK-32-NOT: sradi 56 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3 62 ; CHECK-32-NOT: sradi
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | sdiv-pow2.ll | 26 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3 31 ; CHECK-32-NOT: sradi 56 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3 62 ; CHECK-32-NOT: sradi
|
D | testComparesiltsll.ll | 15 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63 31 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63 48 ; CHECK-NEXT: sradi r3, r3, 63 60 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63 77 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63 93 ; CHECK: sradi r3, r3, 63
|
D | testComparesllltsll.ll | 15 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63 31 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63 48 ; CHECK-NEXT: sradi r3, r3, 63 60 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63 77 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63 93 ; CHECK: sradi r3, r3, 63
|
D | testComparesigtsll.ll | 14 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63 30 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63 63 ; CHECK-NEXT: sradi r3, [[REG2]], 63 74 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63 91 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63 128 ; CHECK: sradi [[REG3:r[0-9]+]], [[REG2]], 63
|
D | testComparesllgesll.ll | 13 ; CHECK-NEXT: sradi r5, r3, 63 27 ; CHECK-NEXT: sradi r5, r3, 63 55 ; CHECK-NEXT: sradi r3, r3, 63 66 ; CHECK: sradi r6, r3, 63 82 ; CHECK-NEXT: sradi r6, r3, 63 120 ; CHECK-NEXT: sradi r3, r3, 63
|
D | testComparesllgtsll.ll | 14 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63 30 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63 63 ; CHECK-NEXT: sradi r3, [[REG2]], 63 74 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63 91 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63 128 ; CHECK: sradi [[REG3:r[0-9]+]], [[REG2]], 63
|
D | testComparesigesll.ll | 13 ; CHECK-NEXT: sradi r5, r3, 63 27 ; CHECK-NEXT: sradi r5, r3, 63 54 ; CHECK-NEXT: sradi r3, r3, 63 66 ; CHECK: sradi r6, r3, 63 82 ; CHECK-NEXT: sradi r6, r3, 63 120 ; CHECK-NEXT: sradi r3, r3, 63
|
D | testCompareslllesll.ll | 14 ; CHECK-NEXT: sradi r5, r4, 63 29 ; CHECK-NEXT: sradi r5, r4, 63 61 ; CHECK-NEXT: sradi r3, r3, 63 74 ; CHECK-NEXT: sradi r6, r4, 63 92 ; CHECK-NEXT: sradi r6, r4, 63 134 ; CHECK-NEXT: sradi r3, r3, 63
|
D | testComparesilesll.ll | 13 ; CHECK-NEXT: sradi r5, r4, 63 27 ; CHECK-NEXT: sradi r5, r4, 63 57 ; CHECK-NEXT: sradi r3, r3, 63 69 ; CHECK-NEXT: sradi r6, r4, 63 86 ; CHECK-NEXT: sradi r6, r4, 63 126 ; CHECK-NEXT: sradi r3, r3, 63
|
D | testComparesigtsc.ll | 28 ; CHECK-NEXT: sradi r3, [[REG]], 63 54 ; CHECK-NEXT: sradi r3, [[REG2]], 63 80 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63 110 ; CHECK: sradi {{r[0-9]+}}, [[REG2]], 63
|
D | testComparesigtsi.ll | 28 ; CHECK-NEXT: sradi r3, [[REG]], 63 54 ; CHECK-NEXT: sradi r3, [[REG2]], 63 80 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63 110 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesigtss.ll | 28 ; CHECK-NEXT: sradi r3, [[REG]], 63 55 ; CHECK-NEXT: sradi r3, [[REG2]], 63 81 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63 111 ; CHECK: sradi {{r[0-9]+}}, [[REG2]], 63
|
D | pr35688.ll | 12 ; CHECK: sradi 7, 6, 63 16 ; CHECK: sradi 5, 5, 63
|
D | testComparesiltus.ll | 26 ; CHECK-NEXT: sradi r3, [[REG]], 63 50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesiltui.ll | 26 ; CHECK-NEXT: sradi r3, [[REG]], 63 50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesiltuc.ll | 26 ; CHECK-NEXT: sradi r3, [[REG]], 63 50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesllltuc.ll | 28 ; CHECK-NEXT: sradi r3, [[REG]], 63 54 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesllltus.ll | 28 ; CHECK-NEXT: sradi r3, [[REG]], 63 53 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesiltsc.ll | 29 ; CHECK-NEXT: sradi r3, [[REG]], 63 66 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesiltsi.ll | 29 ; CHECK-NEXT: sradi r3, [[REG]], 63 67 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesiltss.ll | 29 ; CHECK-NEXT: sradi r3, [[REG]], 63 66 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesllltui.ll | 29 ; CHECK-NEXT: sradi r3, [[REG]], 63 77 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
D | testComparesllgtuc.ll | 26 ; CHECK: sradi r3, [[REG]], 63 77 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
|
/external/capstone/suite/MC/PowerPC/ |
D | ppc64-encoding.s.cs | 193 0x7c,0x62,0x26,0x74 = sradi 2, 3, 4 194 0x7c,0x62,0x26,0x75 = sradi. 2, 3, 4
|