Home
last modified time | relevance | path

Searched refs:sradi (Results 1 – 25 of 48) sorted by relevance

12

/external/llvm/test/CodeGen/PowerPC/
Dsdiv-pow2.ll26 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3
31 ; CHECK-32-NOT: sradi
56 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3
62 ; CHECK-32-NOT: sradi
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dsdiv-pow2.ll26 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3
31 ; CHECK-32-NOT: sradi
56 ; CHECK: sradi [[REG1:[0-9]+]], 3, 3
62 ; CHECK-32-NOT: sradi
DtestComparesiltsll.ll15 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
31 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
48 ; CHECK-NEXT: sradi r3, r3, 63
60 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
77 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
93 ; CHECK: sradi r3, r3, 63
DtestComparesllltsll.ll15 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
31 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
48 ; CHECK-NEXT: sradi r3, r3, 63
60 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
77 ; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
93 ; CHECK: sradi r3, r3, 63
DtestComparesigtsll.ll14 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
30 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
63 ; CHECK-NEXT: sradi r3, [[REG2]], 63
74 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
91 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
128 ; CHECK: sradi [[REG3:r[0-9]+]], [[REG2]], 63
DtestComparesllgesll.ll13 ; CHECK-NEXT: sradi r5, r3, 63
27 ; CHECK-NEXT: sradi r5, r3, 63
55 ; CHECK-NEXT: sradi r3, r3, 63
66 ; CHECK: sradi r6, r3, 63
82 ; CHECK-NEXT: sradi r6, r3, 63
120 ; CHECK-NEXT: sradi r3, r3, 63
DtestComparesllgtsll.ll14 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
30 ; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r4, 63
63 ; CHECK-NEXT: sradi r3, [[REG2]], 63
74 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
91 ; CHECK: sradi [[REG1:r[0-9]+]], r4, 63
128 ; CHECK: sradi [[REG3:r[0-9]+]], [[REG2]], 63
DtestComparesigesll.ll13 ; CHECK-NEXT: sradi r5, r3, 63
27 ; CHECK-NEXT: sradi r5, r3, 63
54 ; CHECK-NEXT: sradi r3, r3, 63
66 ; CHECK: sradi r6, r3, 63
82 ; CHECK-NEXT: sradi r6, r3, 63
120 ; CHECK-NEXT: sradi r3, r3, 63
DtestCompareslllesll.ll14 ; CHECK-NEXT: sradi r5, r4, 63
29 ; CHECK-NEXT: sradi r5, r4, 63
61 ; CHECK-NEXT: sradi r3, r3, 63
74 ; CHECK-NEXT: sradi r6, r4, 63
92 ; CHECK-NEXT: sradi r6, r4, 63
134 ; CHECK-NEXT: sradi r3, r3, 63
DtestComparesilesll.ll13 ; CHECK-NEXT: sradi r5, r4, 63
27 ; CHECK-NEXT: sradi r5, r4, 63
57 ; CHECK-NEXT: sradi r3, r3, 63
69 ; CHECK-NEXT: sradi r6, r4, 63
86 ; CHECK-NEXT: sradi r6, r4, 63
126 ; CHECK-NEXT: sradi r3, r3, 63
DtestComparesigtsc.ll28 ; CHECK-NEXT: sradi r3, [[REG]], 63
54 ; CHECK-NEXT: sradi r3, [[REG2]], 63
80 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
110 ; CHECK: sradi {{r[0-9]+}}, [[REG2]], 63
DtestComparesigtsi.ll28 ; CHECK-NEXT: sradi r3, [[REG]], 63
54 ; CHECK-NEXT: sradi r3, [[REG2]], 63
80 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
110 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesigtss.ll28 ; CHECK-NEXT: sradi r3, [[REG]], 63
55 ; CHECK-NEXT: sradi r3, [[REG2]], 63
81 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
111 ; CHECK: sradi {{r[0-9]+}}, [[REG2]], 63
Dpr35688.ll12 ; CHECK: sradi 7, 6, 63
16 ; CHECK: sradi 5, 5, 63
DtestComparesiltus.ll26 ; CHECK-NEXT: sradi r3, [[REG]], 63
50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesiltui.ll26 ; CHECK-NEXT: sradi r3, [[REG]], 63
50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesiltuc.ll26 ; CHECK-NEXT: sradi r3, [[REG]], 63
50 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesllltuc.ll28 ; CHECK-NEXT: sradi r3, [[REG]], 63
54 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesllltus.ll28 ; CHECK-NEXT: sradi r3, [[REG]], 63
53 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesiltsc.ll29 ; CHECK-NEXT: sradi r3, [[REG]], 63
66 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesiltsi.ll29 ; CHECK-NEXT: sradi r3, [[REG]], 63
67 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesiltss.ll29 ; CHECK-NEXT: sradi r3, [[REG]], 63
66 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesllltui.ll29 ; CHECK-NEXT: sradi r3, [[REG]], 63
77 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
DtestComparesllgtuc.ll26 ; CHECK: sradi r3, [[REG]], 63
77 ; CHECK: sradi {{r[0-9]+}}, [[REG]], 63
/external/capstone/suite/MC/PowerPC/
Dppc64-encoding.s.cs193 0x7c,0x62,0x26,0x74 = sradi 2, 3, 4
194 0x7c,0x62,0x26,0x75 = sradi. 2, 3, 4

12