Home
last modified time | relevance | path

Searched refs:stencil_write_enabled (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dgen8_depth_state.c208 stencil_mt, brw->stencil_write_enabled, in gen8_emit_depth_stencil_hiz()
276 const bool stencil_writes_enabled = brw->stencil_write_enabled; in pma_fix_enable()
327 brw->stencil_write_enabled ? PIPE_CONTROL_RENDER_TARGET_FLUSH : 0; in gen8_write_pma_stall_bits()
Dgen7_misc_state.c112 ((stencil_mt != NULL && brw->stencil_write_enabled) << 27) | in gen7_emit_depth_stencil_hiz()
Dbrw_context.h856 bool stencil_write_enabled; member
Dbrw_draw.c619 if (stencil_irb && brw->stencil_write_enabled) in brw_postdraw_set_buffers_need_resolve()
Dbrw_context.c191 brw->stencil_write_enabled = in intel_update_state()
DgenX_state_upload.c1187 ds->StencilBufferWriteEnable = brw->stencil_write_enabled; in set_depth_stencil_bits()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.h120 bool stencil_write_enabled:1; member
Dsi_state.c1236 dsa->stencil_write_enabled = state->stencil[0].enabled && in si_create_dsa_state()
1240 dsa->stencil_write_enabled; in si_create_dsa_state()
1257 (!dsa->stencil_write_enabled && zfunc_is_ordered); in si_create_dsa_state()
1262 (!dsa->stencil_write_enabled && in si_create_dsa_state()
1272 !dsa->stencil_write_enabled && in si_create_dsa_state()