Home
last modified time | relevance | path

Searched refs:sth (Results 1 – 25 of 166) sorted by relevance

1234567

/external/webrtc/webrtc/modules/audio_coding/codecs/isac/main/source/
Dlattice.c38 float sth[MAX_AR_MODEL_ORDER]; in WebRtcIsac_NormLatticeFilterMa() local
53 WebRtcIsac_Dir2Lat(a,orderCoef,sth,cth); in WebRtcIsac_NormLatticeFilterMa()
76 f[i][0] = inv_cth[i-1]*(f[i-1][0] + sth[i-1]*stateG[i-1]); in WebRtcIsac_NormLatticeFilterMa()
77 g[i][0] = cth[i-1]*stateG[i-1] + sth[i-1]* f[i][0]; in WebRtcIsac_NormLatticeFilterMa()
85 f[k+1][n+1] = inv_cth[k]*(f[k][n+1] + sth[k]*g[k][n]); in WebRtcIsac_NormLatticeFilterMa()
86 g[k+1][n+1] = cth[k]*g[k][n] + sth[k]* f[k+1][n+1]; in WebRtcIsac_NormLatticeFilterMa()
119 float sth[MAX_AR_MODEL_ORDER]; in WebRtcIsac_NormLatticeFilterAr() local
133 WebRtcIsac_Dir2Lat(a,orderCoef,sth,cth); in WebRtcIsac_NormLatticeFilterAr()
151 ARf[i][0] = cth[i]*ARf[i+1][0] - sth[i]*stateG[i]; in WebRtcIsac_NormLatticeFilterAr()
152 ARg[i+1][0] = sth[i]*ARf[i+1][0] + cth[i]* stateG[i]; in WebRtcIsac_NormLatticeFilterAr()
[all …]
/external/llvm/test/CodeGen/BPF/
Dundef.ll45 ; CHECK: sth 6(r1), r2
46 ; CHECK: sth 4(r1), r2
47 ; CHECK: sth 2(r1), r2
48 ; CHECK: sth 24(r10), r2
49 ; CHECK: sth 22(r10), r2
50 ; CHECK: sth 20(r10), r2
51 ; CHECK: sth 18(r10), r2
52 ; CHECK: sth 16(r10), r2
53 ; CHECK: sth 14(r10), r2
54 ; CHECK: sth 12(r10), r2
[all …]
Dcc_args_be.ll46 ; CHECK: sth 0(r2), r1 # encoding: [0x6b,0x21,0x00,0x00,0x00,0x00,0x00,0x00]
53 ; CHECK: sth 2(r2), r1 # encoding: [0x6b,0x21,0x00,0x02,0x00,0x00,0x00,0x00]
54 ; CHECK: sth 0(r2), r1 # encoding: [0x6b,0x21,0x00,0x00,0x00,0x00,0x00,0x00]
78 ; CHECK: sth 0(r4), r1
82 ; CHECK: sth 0(r4), r3
89 ; CHECK: sth 0(r4), r1
93 ; CHECK: sth 0(r4), r3
Dcc_args.ll45 ; CHECK: sth 0(r2), r1 # encoding: [0x6b,0x12,0x00,0x00,0x00,0x00,0x00,0x00]
52 ; CHECK: sth 0(r2), r1 # encoding: [0x6b,0x12,0x00,0x00,0x00,0x00,0x00,0x00]
53 ; CHECK: sth 2(r2), r1 # encoding: [0x6b,0x12,0x02,0x00,0x00,0x00,0x00,0x00]
77 ; CHECK: sth 0(r4), r1
81 ; CHECK: sth 0(r4), r3
88 ; CHECK: sth 0(r4), r1
92 ; CHECK: sth 0(r4), r3
/external/swiftshader/third_party/LLVM/utils/
DwebNLT.pl29 my $sth = $dbh->prepare($query) || die "Can't prepare statement: $DBI::errstr";
30 my $rc = $sth->execute or die DBI->errstr;
31 while (($n) = $sth->fetchrow_array)
37 my $sth = $dbh->prepare($query) || die "Can't prepare statement: $DBI::errstr";
38 my $rc = $sth->execute or die DBI->errstr;
39 while (($n) = $sth->fetchrow_array)
DplotNLT.pl39 my $sth = $dbh->prepare( $query) || die "Can't prepare statement: $DBI::errstr";;
41 my $rc = $sth->execute or die DBI->errstr;
43 while(($da,$v) = $sth->fetchrow_array)
DcgiplotNLT.pl53 my $sth = $dbh->prepare( $query) || die "Can't prepare statement: $DBI::errstr";;
55 my $rc = $sth->execute or die DBI->errstr;
57 while(($da,$v) = $sth->fetchrow_array)
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Sparc/
Dsparc-mem-instructions.s75 ! CHECK: sth %o2, [%i0+%l6] ! encoding: [0xd4,0x36,0x00,0x16]
76 sth %o2, [%i0 + %l6]
77 ! CHECK: sth %o2, [%i0+32] ! encoding: [0xd4,0x36,0x20,0x20]
78 sth %o2, [%i0 + 32]
79 ! CHECK: sth %o2, [%g1] ! encoding: [0xd4,0x30,0x40,0x00]
80 sth %o2, [%g1]
81 ! CHECK: sth %o2, [%g1] ! encoding: [0xd4,0x30,0x40,0x00]
83 ! CHECK: sth %o2, [%g1] ! encoding: [0xd4,0x30,0x40,0x00]
/external/llvm/test/CodeGen/SystemZ/
Dcond-store-02.ll14 ; CHECK: sth %r3, 0(%r2)
29 ; CHECK: sth %r3, 0(%r2)
45 ; CHECK: sth %r3, 0(%r2)
62 ; CHECK: sth %r3, 0(%r2)
80 ; CHECK: sth %r3, 0(%r2)
97 ; CHECK: sth %r3, 0(%r2)
115 ; CHECK: sth %r3, 0(%r2)
132 ; CHECK: sth %r3, 0(%r2)
150 ; CHECK: sth %r3, 0(%r2)
167 ; CHECK: sth %r3, 0(%r2)
[all …]
Dint-move-05.ll8 ; CHECK: sth %r3, 0(%r2)
17 ; CHECK: sth %r3, 0(%r2)
27 ; CHECK: sth %r3, 0(%r2)
37 ; CHECK: sth %r3, 4094(%r2)
69 ; CHECK: sth %r3, 0(%r2)
101 ; CHECK: sth %r3, 0(%r2)
111 ; CHECK: sth %r4, 4094({{%r3,%r2|%r2,%r3}})
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/
Dcond-store-02.ll14 ; CHECK: sth %r3, 0(%r2)
29 ; CHECK: sth %r3, 0(%r2)
45 ; CHECK: sth %r3, 0(%r2)
62 ; CHECK: sth %r3, 0(%r2)
80 ; CHECK: sth %r3, 0(%r2)
97 ; CHECK: sth %r3, 0(%r2)
115 ; CHECK: sth %r3, 0(%r2)
132 ; CHECK: sth %r3, 0(%r2)
150 ; CHECK: sth %r3, 0(%r2)
167 ; CHECK: sth %r3, 0(%r2)
[all …]
Dint-move-05.ll8 ; CHECK: sth %r3, 0(%r2)
17 ; CHECK: sth %r3, 0(%r2)
27 ; CHECK: sth %r3, 0(%r2)
37 ; CHECK: sth %r3, 4094(%r2)
69 ; CHECK: sth %r3, 0(%r2)
101 ; CHECK: sth %r3, 0(%r2)
111 ; CHECK: sth %r4, 4094({{%r3,%r2|%r2,%r3}})
Datomic-store-02.ll7 ; CHECK: sth %r2, 0(%r3)
16 ; CHECK: sth %r2, 0(%r3)
/external/llvm/test/MC/Sparc/
Dsparc-mem-instructions.s67 ! CHECK: sth %o2, [%i0+%l6] ! encoding: [0xd4,0x36,0x00,0x16]
68 sth %o2, [%i0 + %l6]
69 ! CHECK: sth %o2, [%i0+32] ! encoding: [0xd4,0x36,0x20,0x20]
70 sth %o2, [%i0 + 32]
71 ! CHECK: sth %o2, [%g1] ! encoding: [0xd4,0x30,0x40,0x00]
72 sth %o2, [%g1]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dstore-constant.ll30 ; CHECK: sth 4, 10(3)
48 ; CHECK-DAG: sth 4, 10(3)
64 ; CHECK-DAG: sth 7,
80 ; CHECK-DAG: sth 7,
94 ; CHECK-DAG: sth 6,
108 ; CHECK-DAG: sth 6,
136 ; CHECK-DAG: sth 6,
189 ; CHECK-DAG: sth 5,
Djaggedstructs.ll28 ; CHECK-DAG-DAG: sth {{[0-9]+}}, 53(1)
35 ; CHECK-DAG: sth {{[0-9]+}}, 70(1)
41 ; CHECK-DAG: sth {{[0-9]+}}, 77(1)
DtestComparesiness.ll69 ; CHECK: sth r3, 0(r4)
85 ; CHECK: sth r3, 0(r4)
99 ; CHECK: sth r3, 0(r4)
114 ; CHECK: sth r3, 0(r4)
DtestComparesieqss.ll77 ; CHECK-NEXT: sth r3, 0(r4)
96 ; CHECK-NEXT: sth r3, 0(r4)
113 ; CHECK-NEXT: sth r3, 0(r4)
131 ; CHECK-NEXT: sth r3, 0(r4)
DtestComparesiequs.ll77 ; CHECK-NEXT: sth r3, 0(r4)
96 ; CHECK-NEXT: sth r3, 0(r4)
113 ; CHECK-NEXT: sth r3, 0(r4)
131 ; CHECK-NEXT: sth r3, 0(r4)
DtestCompareslleqss.ll76 ; CHECK-NEXT: sth r3, 0(r4)
95 ; CHECK-NEXT: sth r3, 0(r4)
112 ; CHECK-NEXT: sth r3, 0(r4)
130 ; CHECK-NEXT: sth r3, 0(r4)
DtestComparesllequs.ll76 ; CHECK-NEXT: sth r3, 0(r4)
95 ; CHECK-NEXT: sth r3, 0(r4)
112 ; CHECK-NEXT: sth r3, 0(r4)
130 ; CHECK-NEXT: sth r3, 0(r4)
DtestComparesineus.ll76 ; CHECK-NEXT: sth r3, 0(r4)
95 ; CHECK-NEXT: sth r3, 0(r4)
112 ; CHECK-NEXT: sth r3, 0(r4)
130 ; CHECK-NEXT: sth r3, 0(r4)
/external/capstone/suite/MC/Sparc/
Dsparc-mem-instructions.s.cs20 0xd4,0x36,0x00,0x16 = sth %o2, [%i0+%l6]
21 0xd4,0x36,0x20,0x20 = sth %o2, [%i0+32]
22 0xd4,0x30,0x60,0x00 = sth %o2, [%g1]
/external/llvm/test/CodeGen/PowerPC/
Djaggedstructs.ll28 ; CHECK: sth {{[0-9]+}}, 53(1)
35 ; CHECK: sth {{[0-9]+}}, 70(1)
41 ; CHECK: sth {{[0-9]+}}, 77(1)
Dpeephole-align.ll84 ; POWER7-DAG: sth [[REG0_1]], h2v@toc@l([[REGSTRUCT]])
85 ; POWER7-DAG: sth [[REG1_1]], h2v@toc@l+2([[REGSTRUCT]])
93 ; POWER8-DAG: sth [[REG0_1]], 0([[REGSTRUCT]])
94 ; POWER8-DAG: sth [[REG1_1]], 2([[REGSTRUCT]])
112 ; CHECK-DAG: sth [[REG0_1]], h2v@toc@l([[REGSTRUCT]])
113 ; CHECK-DAG: sth [[REG1_1]], h2v@toc@l+2([[REGSTRUCT]])
217 ; POWER7-DAG: sth [[REG0_1]], h4v@toc@l([[REGSTRUCT]])
218 ; POWER7-DAG: sth [[REG1_1]], h4v@toc@l+2([[REGSTRUCT]])
219 ; POWER7-DAG: sth [[REG2_1]], h4v@toc@l+4([[REGSTRUCT]])
220 ; POWER7-DAG: sth [[REG3_1]], h4v@toc@l+6([[REGSTRUCT]])
[all …]

1234567