Home
last modified time | relevance | path

Searched refs:strexh (Results 1 – 25 of 39) sorted by relevance

12

/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/
Dldrex-strex.ll88 ; ***** Example of strexh *****
89 ; ASM: strexh r4, r3, [r2]
/external/llvm/test/MC/ARM/
Dthumbv8m.s83 strexh r1, r2, [r3] label
Dbasic-arm-instructions.s2864 strexh r4, r2, [r5]
2869 @ CHECK: strexh r4, r2, [r5] @ encoding: [0x92,0x4f,0xe5,0xe1]
Dbasic-thumb2-instructions.s2907 strexh r9, r7, [r12]
2914 @ CHECK: strexh r9, r7, [r12] @ encoding: [0xcc,0xe8,0x59,0x7f]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dthumbv8m.s83 strexh r1, r2, [r3] label
Dbasic-arm-instructions.s2866 strexh r4, r2, [r5]
2871 @ CHECK: strexh r4, r2, [r5] @ encoding: [0x92,0x4f,0xe5,0xe1]
Dbasic-thumb2-instructions.s2955 strexh r9, r7, [r12]
2962 @ CHECK: strexh r9, r7, [r12] @ encoding: [0xcc,0xe8,0x59,0x7f]
/external/llvm/test/CodeGen/ARM/
Dcmpxchg-O0.ll35 ; CHECK: strexh [[STATUS:r[0-9]+]], r2, [r0]
Dldstrex.ll78 ; CHECK: strexh r0, r1, [r2]
Datomic-ops-v8.ll47 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
239 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
335 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
735 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[OLDX]], [r[[ADDR]]]
848 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[NEW]], {{.*}}[[ADDR]]
961 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[NEW]], {{.*}}[[ADDR]]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dcmpxchg-O0.ll38 ; CHECK: strexh [[STATUS:r[0-9]+]], r2, [r0]
Datomic-ops-v8.ll47 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
239 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
335 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]]
735 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[OLDX]], [r[[ADDR]]]
848 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[NEW]], {{.*}}[[ADDR]]
961 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], r[[NEW]], {{.*}}[[ADDR]]
Dldstrex.ll78 ; CHECK: strexh r0, r1, [r2]
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/
Dnacl-atomic-intrinsics.ll391 ; ARM32: strexh
670 ; ARM32: strexh
881 ; ARM32: strexh
923 ; ARM32: strexh
1120 ; ARM32: strexh
1290 ; ARM32: strexh
1450 ; ARM32: strexh
/external/v8/src/compiler/arm/
Dcode-generator-arm.cc2692 ASSEMBLE_ATOMIC_EXCHANGE_INTEGER(ldrexh, strexh); in AssembleArchInstruction()
2697 ASSEMBLE_ATOMIC_EXCHANGE_INTEGER(ldrexh, strexh); in AssembleArchInstruction()
2723 ASSEMBLE_ATOMIC_COMPARE_EXCHANGE_INTEGER(ldrexh, strexh, in AssembleArchInstruction()
2731 ASSEMBLE_ATOMIC_COMPARE_EXCHANGE_INTEGER(ldrexh, strexh, in AssembleArchInstruction()
2753 ASSEMBLE_ATOMIC_BINOP(ldrexh, strexh, inst); \ in AssembleArchInstruction()
2758 ASSEMBLE_ATOMIC_BINOP(ldrexh, strexh, inst); \ in AssembleArchInstruction()
/external/v8/src/arm/
Dassembler-arm.h932 void strexh(Register src1, Register src2, Register dst, Condition cond = al);
/external/capstone/suite/MC/ARM/
Dbasic-arm-instructions.s.cs812 0x92,0x4f,0xe5,0xe1 = strexh r4, r2, [r5]
Dbasic-thumb2-instructions.s.cs936 0xcc,0xe8,0x59,0x7f = strexh r9, r7, [r12]
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s2048 strexh r4, r2, [r5]
2053 @ CHECK: strexh r4, r2, [r5] @ encoding: [0x92,0x4f,0xe5,0xe1]
Dbasic-thumb2-instructions.s2430 strexh r9, r7, [r12]
2437 @ CHECK: strexh r9, r7, [r12] @ encoding: [0xcc,0xe8,0x59,0x7f]
/external/vixl/src/aarch32/
Dassembler-aarch32.h3474 void strexh(Condition cond,
3478 void strexh(Register rd, Register rt, const MemOperand& operand) { in strexh() function
3479 strexh(al, rd, rt, operand); in strexh()
Ddisasm-aarch32.h1298 void strexh(Condition cond,
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1790 # CHECK: strexh r4, r2, [r5
Dthumb2.txt1807 # CHECK: strexh r9, r7, [r12]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1942 # CHECK: strexh r4, r2, [r5

12