| /system/core/libpixelflinger/codeflinger/ |
| D | MIPSAssembler.h | 273 void ADDU(int Rd, int Rs, int Rt);
274 void ADDIU(int Rt, int Rs, int16_t imm);
275 void SUBU(int Rd, int Rs, int Rt);
276 void SUBIU(int Rt, int Rs, int16_t imm);
278 void MUL(int Rd, int Rs, int Rt);
279 void MULT(int Rs, int Rt); // dest is hi,lo
280 void MULTU(int Rs, int Rt); // dest is hi,lo
281 void MADD(int Rs, int Rt); // hi,lo = hi,lo + Rs * Rt
282 void MADDU(int Rs, int Rt); // hi,lo = hi,lo + Rs * Rt
283 void MSUB(int Rs, int Rt); // hi,lo = hi,lo - Rs * Rt
[all …]
|
| D | MIPSAssembler.cpp | 1439 void MIPSAssembler::ADDU(int Rd, int Rs, int Rt) in ADDU() argument
1442 | (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF); in ADDU()
1446 void MIPSAssembler::ADDIU(int Rt, int Rs, int16_t imm) in ADDIU() argument
1448 *mPC++ = (addiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | (imm & MSK_16); in ADDIU()
1452 void MIPSAssembler::SUBU(int Rd, int Rs, int Rt) in SUBU() argument
1455 (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF) ; in SUBU()
1459 void MIPSAssembler::SUBIU(int Rt, int Rs, int16_t imm) // really addiu(d, s, -j) in SUBIU() argument
1461 *mPC++ = (addiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | ((-imm) & MSK_16); in SUBIU()
1470 void MIPSAssembler::MUL(int Rd, int Rs, int Rt) in MUL() argument
1473 (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF) ; in MUL()
[all …]
|
| D | MIPS64Assembler.h | 273 void DADDU(int Rd, int Rs, int Rt);
274 void DADDIU(int Rt, int Rs, int16_t imm);
275 void DSUBU(int Rd, int Rs, int Rt);
276 void DSUBIU(int Rt, int Rs, int16_t imm);
277 virtual void MUL(int Rd, int Rs, int Rt);
278 void MUH(int Rd, int Rs, int Rt);
293 void LD(int Rt, int Rbase, int16_t offset);
294 void SD(int Rt, int Rbase, int16_t offset);
295 virtual void LUI(int Rt, int16_t offset);
|
| D | MIPS64Assembler.cpp | 1379 void MIPS64Assembler::DADDU(int Rd, int Rs, int Rt) in DADDU() argument
1382 | (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF); in DADDU()
1385 void MIPS64Assembler::DADDIU(int Rt, int Rs, int16_t imm) in DADDIU() argument
1387 *mPC++ = (daddiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | (imm & MSK_16); in DADDIU()
1390 void MIPS64Assembler::DSUBU(int Rd, int Rs, int Rt) in DSUBU() argument
1393 (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF) ; in DSUBU()
1396 void MIPS64Assembler::DSUBIU(int Rt, int Rs, int16_t imm) // really addiu(d, s, -j) in DSUBIU() argument
1398 *mPC++ = (daddiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | ((-imm) & MSK_16); in DSUBIU()
1401 void MIPS64Assembler::MUL(int Rd, int Rs, int Rt) in MUL() argument
1404 (Rs<<RS_SHF) | (Rt<<RT_SHF) | (Rd<<RD_SHF) ; in MUL()
[all …]
|
| D | Arm64Assembler.cpp | 1002 uint32_t size, uint32_t Rt, in A64_LDRSTR_Wm_SXTW_0() argument
1008 dataTransferOpName[op], Rt, Rn, Rm); in A64_LDRSTR_Wm_SXTW_0()
1009 return(dataTransferOpCode[op] | (Rm << 16) | (Rn << 5) | Rt); in A64_LDRSTR_Wm_SXTW_0()
1014 dataTransferOpName[op], Rt, Rn, Rm); in A64_LDRSTR_Wm_SXTW_0()
1015 return(dataTransferOpCode[op] | (0x1<<30) | (Rm<<16) | (Rn<<5)|Rt); in A64_LDRSTR_Wm_SXTW_0()
1019 uint32_t ArmToArm64Assembler::A64_STR_IMM_PreIndex(uint32_t Rt, in A64_STR_IMM_PreIndex() argument
1023 LOG_INSTR("STR W%d, [SP, #%d]!\n", Rt, simm); in A64_STR_IMM_PreIndex()
1025 LOG_INSTR("STR W%d, [X%d, #%d]!\n", Rt, Rn, simm); in A64_STR_IMM_PreIndex()
1028 return (0xB8 << 24) | (imm9 << 12) | (0x3 << 10) | (Rn << 5) | Rt; in A64_STR_IMM_PreIndex()
1031 uint32_t ArmToArm64Assembler::A64_LDR_IMM_PostIndex(uint32_t Rt, in A64_LDR_IMM_PostIndex() argument
[all …]
|
| D | Arm64Assembler.h | 198 uint32_t size, uint32_t Rt,
201 uint32_t A64_STR_IMM_PreIndex(uint32_t Rt, uint32_t Rn, int32_t simm);
202 uint32_t A64_LDR_IMM_PostIndex(uint32_t Rt,uint32_t Rn, int32_t simm);
|