| /art/compiler/utils/mips/ |
| D | assembler_mips32r6_test.cc | 672 TEST_F(AssemblerMIPS32r6Test, LoadDFromOffset) { in TEST_F() argument
673 __ LoadDFromOffset(mips::F0, mips::A0, -0x8000); in TEST_F() local
674 __ LoadDFromOffset(mips::F0, mips::A0, +0); in TEST_F() local
675 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FF8); in TEST_F() local
676 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFB); in TEST_F() local
677 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFC); in TEST_F() local
678 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFF); in TEST_F() local
679 __ LoadDFromOffset(mips::F0, mips::A0, -0xFFF0); in TEST_F() local
680 __ LoadDFromOffset(mips::F0, mips::A0, -0x8008); in TEST_F() local
681 __ LoadDFromOffset(mips::F0, mips::A0, -0x8001); in TEST_F() local
[all …]
|
| D | assembler_mips_test.cc | 1490 TEST_F(AssemblerMIPSTest, LoadDFromOffset) { in TEST_F() argument
1491 __ LoadDFromOffset(mips::F0, mips::A0, -0x8000); in TEST_F() local
1492 __ LoadDFromOffset(mips::F0, mips::A0, +0); in TEST_F() local
1493 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FF8); in TEST_F() local
1494 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFB); in TEST_F() local
1495 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFC); in TEST_F() local
1496 __ LoadDFromOffset(mips::F0, mips::A0, +0x7FFF); in TEST_F() local
1497 __ LoadDFromOffset(mips::F0, mips::A0, -0xFFF0); in TEST_F() local
1498 __ LoadDFromOffset(mips::F0, mips::A0, -0x8008); in TEST_F() local
1499 __ LoadDFromOffset(mips::F0, mips::A0, -0x8001); in TEST_F() local
[all …]
|
| D | assembler_mips.cc | 4721 void MipsAssembler::LoadDFromOffset(FRegister reg, Register base, int32_t offset) { in LoadDFromOffset() function in art::mips::MipsAssembler
|
| /art/compiler/utils/arm/ |
| D | assembler_arm_vixl.cc | 374 void ArmVIXLAssembler::LoadDFromOffset(vixl32::DRegister reg, in LoadDFromOffset() function in art::arm::ArmVIXLAssembler
|
| /art/compiler/utils/arm64/ |
| D | jni_macro_assembler_arm64.cc | 249 void Arm64JNIMacroAssembler::LoadDFromOffset(DRegister dest, XRegister base, int32_t offset) { in LoadDFromOffset() function in art::arm64::Arm64JNIMacroAssembler
|
| /art/compiler/optimizing/ |
| D | code_generator_mips.cc | 1215 __ LoadDFromOffset(reg, SP, offset); in EmitSwap() local
1381 __ LoadDFromOffset(reg, SP, ofs); in GenerateFrameExit() local
1479 __ LoadDFromOffset(destination.AsFpuRegister<FRegister>(), SP, source.GetStackIndex()); in MoveLocation() local
1963 __ LoadDFromOffset(FRegister(reg_id), SP, stack_index); in RestoreFloatingPointRegister() local
2939 __ LoadDFromOffset(out, obj, offset, null_checker); in VisitArrayGet() local
2942 __ LoadDFromOffset(out, TMP, data_offset, null_checker); in VisitArrayGet() local
2945 __ LoadDFromOffset(out, TMP, data_offset, null_checker); in VisitArrayGet() local
6729 __ LoadDFromOffset(dst, obj, offset, null_checker); in HandleFieldGet() local
|