Home
last modified time | relevance | path

Searched defs:StoreDToOffset (Results 1 – 6 of 6) sorted by relevance

/art/compiler/utils/mips/
Dassembler_mips32r6_test.cc874 TEST_F(AssemblerMIPS32r6Test, StoreDToOffset) { in TEST_F() argument
875 __ StoreDToOffset(mips::F0, mips::A0, -0x8000); in TEST_F() local
876 __ StoreDToOffset(mips::F0, mips::A0, +0); in TEST_F() local
877 __ StoreDToOffset(mips::F0, mips::A0, +0x7FF8); in TEST_F() local
878 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFB); in TEST_F() local
879 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFC); in TEST_F() local
880 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFF); in TEST_F() local
881 __ StoreDToOffset(mips::F0, mips::A0, -0xFFF0); in TEST_F() local
882 __ StoreDToOffset(mips::F0, mips::A0, -0x8008); in TEST_F() local
883 __ StoreDToOffset(mips::F0, mips::A0, -0x8001); in TEST_F() local
[all …]
Dassembler_mips_test.cc2004 TEST_F(AssemblerMIPSTest, StoreDToOffset) { in TEST_F() argument
2005 __ StoreDToOffset(mips::F0, mips::A0, -0x8000); in TEST_F() local
2006 __ StoreDToOffset(mips::F0, mips::A0, +0); in TEST_F() local
2007 __ StoreDToOffset(mips::F0, mips::A0, +0x7FF8); in TEST_F() local
2008 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFB); in TEST_F() local
2009 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFC); in TEST_F() local
2010 __ StoreDToOffset(mips::F0, mips::A0, +0x7FFF); in TEST_F() local
2011 __ StoreDToOffset(mips::F0, mips::A0, -0xFFF0); in TEST_F() local
2012 __ StoreDToOffset(mips::F0, mips::A0, -0x8008); in TEST_F() local
2013 __ StoreDToOffset(mips::F0, mips::A0, -0x8001); in TEST_F() local
[all …]
Dassembler_mips.cc4764 void MipsAssembler::StoreDToOffset(FRegister reg, Register base, int32_t offset) { in StoreDToOffset() function in art::mips::MipsAssembler
/art/compiler/utils/arm/
Dassembler_arm_vixl.cc362 void ArmVIXLAssembler::StoreDToOffset(vixl32::DRegister source, in StoreDToOffset() function in art::arm::ArmVIXLAssembler
/art/compiler/utils/arm64/
Djni_macro_assembler_arm64.cc122 void Arm64JNIMacroAssembler::StoreDToOffset(DRegister source, XRegister base, int32_t offset) { in StoreDToOffset() function in art::arm64::Arm64JNIMacroAssembler
/art/compiler/optimizing/
Dcode_generator_mips.cc1216 __ StoreDToOffset(FTMP, SP, offset); in EmitSwap() local
1341 __ StoreDToOffset(reg, SP, ofs); in GenerateFrameEntry() local
1498 __ StoreDToOffset(source.AsFpuRegister<FRegister>(), SP, dst_offset); in MoveLocation() local
1954 __ StoreDToOffset(FRegister(reg_id), SP, stack_index); in SaveFloatingPointRegister() local
3262 __ StoreDToOffset(value, base_reg, data_offset, null_checker); in VisitArraySet() local
6878 __ StoreDToOffset(src, obj, offset, null_checker); in HandleFieldSet() local