Searched refs:FDIVD (Results 1 – 12 of 12) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/ |
| D | LeonFeatures.td | 59 "LEON erratum fix: Fix FDIVS/FDIVD/FSQRTS/FSQRTD instructions with NOPs and floating-point store"
|
| D | LeonPasses.cpp | 144 if (Opcode == SP::FSQRTD || Opcode == SP::FDIVD) { in runOnMachineFunction()
|
| D | DelaySlotFiller.cpp | 282 Opcode >= SP::FDIVD && Opcode <= SP::FSQRTD) in delayHasHazard()
|
| D | SparcInstrInfo.td | 1274 // this will be promoted to use FDIVD with doubles instead.
1280 def FDIVD : F3_3<2, 0b110100, 0b001001110,
|
| /external/llvm/lib/Target/Sparc/ |
| D | LeonPasses.cpp | 374 Opcode = SP::FDIVD; in runOnMachineFunction()
382 if (Opcode == SP::FSQRTD || Opcode == SP::FDIVD) { in runOnMachineFunction()
658 NextOpcode == SP::FMULD || NextOpcode == SP::FDIVD) { in runOnMachineFunction()
895 case SP::FDIVD: in runOnMachineFunction()
|
| D | LeonFeatures.td | 72 "LEON3 erratum fix: Fix FDIVS/FDIVD/FSQRTS/FSQRTD "
|
| D | DelaySlotFiller.cpp | 284 Opcode >= SP::FDIVD && Opcode <= SP::FSQRTD) in delayHasHazard()
|
| D | SparcInstrInfo.td | 1269 // this will be promoted to use FDIVD with doubles instead.
1275 def FDIVD : F3_3<2, 0b110100, 0b001001110,
|
| /external/pcre/dist2/src/sljit/ |
| D | sljitNativeSPARC_common.c | 143 #define FDIVD (OPC1(0x2) | OPC3(0x34) | DOP(0x4e)) macro
1164 …FAIL_IF(push_inst(compiler, SELECT_FOP(op, FDIVS, FDIVD) | FD(dst_r) | FS1(src1) | FS2(src2), MOVA… in sljit_emit_fop2()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
| D | SparcInstrInfo.td | 674 def FDIVD : F3_3<2, 0b110100, 0b001001110,
|
| /external/capstone/arch/Sparc/ |
| D | SparcGenDisassemblerTables.inc | 628 /* 2417 */ MCD_OPC_Decode, 163, 1, 27, // Opcode: FDIVD
|
| D | SparcGenAsmWriter.inc | 184 4960U, // FDIVD
|