Home
last modified time | relevance | path

Searched refs:FMAXNAN (Results 1 – 25 of 34) sorted by relevance

12

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h535 FMINNAN, FMAXNAN, enumerator
DBasicTTIImpl.h776 ISDs.push_back(ISD::FMAXNAN); in getIntrinsicInstrCost()
DSelectionDAG.h1189 case ISD::FMAXNAN:
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h568 FMINNAN, FMAXNAN, enumerator
DBasicTTIImpl.h1047 ISDs.push_back(ISD::FMAXNAN);
DTargetLowering.h2052 case ISD::FMAXNAN: in isCommutativeBinOp()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp156 case ISD::FMAXNAN: return "fmaxnan"; in getOperationName()
DLegalizeVectorOps.cpp306 case ISD::FMAXNAN: in LegalizeOp()
DSelectionDAGBuilder.cpp2801 case SPNB_RETURNS_NAN: Opc = ISD::FMAXNAN; break; in visitSelect()
2807 else if (TLI.isOperationLegalOrCustom(ISD::FMAXNAN, VT)) in visitSelect()
2808 Opc = ISD::FMAXNAN; in visitSelect()
2811 ISD::FMAXNUM : ISD::FMAXNAN; in visitSelect()
5220 I.hasNoNaNs() && TLI.isOperationLegalOrCustom(ISD::FMAXNAN, VT) in visitIntrinsicCall()
5221 ? ISD::FMAXNAN in visitIntrinsicCall()
DLegalizeVectorTypes.cpp113 case ISD::FMAXNAN: in ScalarizeVectorResult()
678 case ISD::FMAXNAN: in SplitVectorResult()
2094 case ISD::FMAXNAN: in WidenVectorResult()
DLegalizeFloatTypes.cpp1889 case ISD::FMAXNAN: in PromoteFloatResult()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp179 case ISD::FMAXNAN: return "fmaxnan"; in getOperationName()
DLegalizeVectorTypes.cpp117 case ISD::FMAXNAN: in ScalarizeVectorResult()
735 case ISD::FMAXNAN: in SplitVectorResult()
1749 CombineOpc = NoNaN ? ISD::FMAXNUM : ISD::FMAXNAN; in SplitVecOp_VECREDUCE()
2302 case ISD::FMAXNAN: in WidenVectorResult()
DLegalizeVectorOps.cpp365 case ISD::FMAXNAN: in LegalizeOp()
DSelectionDAGBuilder.cpp2980 case SPNB_RETURNS_NAN: Opc = ISD::FMAXNAN; break; in visitSelect()
2986 else if (TLI.isOperationLegalOrCustom(ISD::FMAXNAN, VT)) in visitSelect()
2987 Opc = ISD::FMAXNAN; in visitSelect()
2990 ISD::FMAXNUM : ISD::FMAXNAN; in visitSelect()
5567 I.hasNoNaNs() && TLI.isOperationLegalOrCustom(ISD::FMAXNAN, VT) in visitIntrinsicCall()
5568 ? ISD::FMAXNAN in visitIntrinsicCall()
DLegalizeFloatTypes.cpp1908 case ISD::FMAXNAN: in PromoteFloatResult()
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp91 setOperationAction(ISD::FMAXNAN, T, Legal); in WebAssemblyTargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp98 setOperationAction(ISD::FMAXNAN, T, Legal); in WebAssemblyTargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp455 setOperationAction(ISD::FMAXNAN, MVT::f64, Legal); in SystemZTargetLowering()
460 setOperationAction(ISD::FMAXNAN, MVT::v2f64, Legal); in SystemZTargetLowering()
465 setOperationAction(ISD::FMAXNAN, MVT::f32, Legal); in SystemZTargetLowering()
470 setOperationAction(ISD::FMAXNAN, MVT::v4f32, Legal); in SystemZTargetLowering()
475 setOperationAction(ISD::FMAXNAN, MVT::f128, Legal); in SystemZTargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp603 setOperationAction(ISD::FMAXNAN, VT, Expand); in initActions()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp871 setOperationAction(ISD::FMAXNAN, VT, Expand); in initActions()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td438 def fmaxnan : SDNode<"ISD::FMAXNAN" , SDTFPBinOp>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp389 setOperationAction(ISD::FMAXNAN, MVT::f16, Promote); in AArch64TargetLowering()
454 setOperationAction(ISD::FMAXNAN, Ty, Legal); in AArch64TargetLowering()
467 setOperationAction(ISD::FMAXNAN, MVT::f16, Legal); in AArch64TargetLowering()
819 for (unsigned Opcode : {ISD::FMINNAN, ISD::FMAXNAN, in addTypeForNEON()
9720 return DAG.getNode(ISD::FMAXNAN, SDLoc(N), N->getValueType(0), in performIntrinsicCombine()
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td420 def fmaxnan : SDNode<"ISD::FMAXNAN" , SDTFPBinOp>;
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp295 setOperationAction(ISD::FMAXNAN, MVT::f16, Promote); in AArch64TargetLowering()
387 setOperationAction(ISD::FMAXNAN, Ty, Legal); in AArch64TargetLowering()
704 for (unsigned Opcode : {ISD::FMINNAN, ISD::FMAXNAN, in addTypeForNEON()
8555 return DAG.getNode(ISD::FMAXNAN, SDLoc(N), N->getValueType(0), in performIntrinsicCombine()

12