Searched refs:SCRATCH_RSRC_DWORD0 (Results 1 – 21 of 21) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/ |
| D | reloc.s | 28 s_mov_b32 s0, SCRATCH_RSRC_DWORD0
36 v_mov_b32 v0, SCRATCH_RSRC_DWORD0
50 .globl SCRATCH_RSRC_DWORD0 symbol
|
| /external/llvm/test/MC/AMDGPU/ |
| D | reloc.s | 10 s_mov_b32 s0, SCRATCH_RSRC_DWORD0
16 .globl SCRATCH_RSRC_DWORD0 symbol
|
| /external/llvm/test/CodeGen/AMDGPU/ |
| D | large-alloca-graphics.ll | 5 ; GCN-DAG: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
26 ; GCN-DAG: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
|
| D | large-alloca-compute.ll | 10 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
11 ; GCN-DAG: ; fixup A - offset: 4, value: SCRATCH_RSRC_DWORD0
|
| D | promote-alloca-stored-pointer-value.ll | 28 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
43 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
|
| D | target-cpu.ll | 93 ; CHECK: SCRATCH_RSRC_DWORD0
|
| D | vgpr-spill-emergency-stack-slot.ll | 16 ; GCN-DAG: s_mov_b32 s16, SCRATCH_RSRC_DWORD0
|
| D | vgpr-spill-emergency-stack-slot-compute.ll | 23 ; GCNMESA-DAG: s_mov_b32 s12, SCRATCH_RSRC_DWORD0
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
| D | large-alloca-graphics.ll | 6 ; GCN-DAG: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
28 ; GCN-DAG: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
|
| D | large-alloca-compute.ll | 11 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
12 ; GCN-DAG: ; fixup A - offset: 4, value: SCRATCH_RSRC_DWORD0
|
| D | promote-alloca-stored-pointer-value.ll | 28 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
43 ; GCN-DAG: s_mov_b32 s{{[0-9]+}}, SCRATCH_RSRC_DWORD0
|
| D | scratch-simple.ll | 11 ; GCN-DAG: s_mov_b32 s4, SCRATCH_RSRC_DWORD0
29 ; GCN-DAG: s_mov_b32 s4, SCRATCH_RSRC_DWORD0
41 ; GCN-DAG: s_mov_b32 s4, SCRATCH_RSRC_DWORD0
52 ; SI: s_mov_b32 s4, SCRATCH_RSRC_DWORD0
57 ; GFX9: s_mov_b32 s0, SCRATCH_RSRC_DWORD0
69 ; SI: s_mov_b32 s4, SCRATCH_RSRC_DWORD0
73 ; GFX9: s_mov_b32 s0, SCRATCH_RSRC_DWORD0
84 ; GCN: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
105 ; GCN: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
|
| D | frame-index-amdgiz.ll | 17 ; CHECK: s_mov_b32 s8, SCRATCH_RSRC_DWORD0
|
| D | memory-legalizer-multiple-mem-operands-atomics.mir | 20 $sgpr8 = S_MOV_B32 &SCRATCH_RSRC_DWORD0, implicit-def $sgpr8_sgpr9_sgpr10_sgpr11
|
| D | si-spill-sgpr-stack.ll | 6 ; ALL: s_mov_b32 s[[LO:[0-9]+]], SCRATCH_RSRC_DWORD0
|
| D | target-cpu.ll | 93 ; CHECK: SCRATCH_RSRC_DWORD0
|
| D | memory-legalizer-multiple-mem-operands-nontemporal-1.mir | 118 $sgpr8 = S_MOV_B32 &SCRATCH_RSRC_DWORD0, implicit-def $sgpr8_sgpr9_sgpr10_sgpr11
|
| D | memory-legalizer-multiple-mem-operands-nontemporal-2.mir | 118 $sgpr8 = S_MOV_B32 &SCRATCH_RSRC_DWORD0, implicit-def $sgpr8_sgpr9_sgpr10_sgpr11
|
| D | spill-m0.ll | 10 ; TOSMEM: s_mov_b32 s[[LO:[0-9]+]], SCRATCH_RSRC_DWORD0
|
| D | vgpr-spill-emergency-stack-slot.ll | 17 ; GCN-DAG: s_mov_b32 s[[DESC0:[0-9]+]], SCRATCH_RSRC_DWORD0
|
| D | vgpr-spill-emergency-stack-slot-compute.ll | 25 ; GCNMESA-DAG: s_mov_b32 s12, SCRATCH_RSRC_DWORD0
|