Home
last modified time | relevance | path

Searched refs:VSRA (Results 1 – 21 of 21) sorted by relevance

/external/llvm/lib/Target/X86/
DX86IntrinsicsInfo.h308 X86_INTRINSIC_DATA(avx2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, 0),
309 X86_INTRINSIC_DATA(avx2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1269 X86_INTRINSIC_DATA(avx512_mask_psra_d, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1270 X86_INTRINSIC_DATA(avx512_mask_psra_d_128, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1271 X86_INTRINSIC_DATA(avx512_mask_psra_d_256, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1275 X86_INTRINSIC_DATA(avx512_mask_psra_q, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1276 X86_INTRINSIC_DATA(avx512_mask_psra_q_128, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1277 X86_INTRINSIC_DATA(avx512_mask_psra_q_256, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1281 X86_INTRINSIC_DATA(avx512_mask_psra_w_128, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
1282 X86_INTRINSIC_DATA(avx512_mask_psra_w_256, INTR_TYPE_2OP_MASK, X86ISD::VSRA, 0),
[all …]
DX86ISelLowering.h311 VSHL, VSRL, VSRA, enumerator
DX86InstrFragmentsSIMD.td211 def X86vsra : SDNode<"X86ISD::VSRA",
DX86ISelLowering.cpp17129 case X86ISD::VSRAI: Opc = X86ISD::VSRA; break; in getTargetVShiftNode()
19935 (Op.getOpcode() == ISD::SRL) ? X86ISD::VSRL : X86ISD::VSRA; in LowerScalarVariableShift()
20205 Opc = X86ISD::VSRA; in LowerShift()
22189 case X86ISD::VSRA: return "X86ISD::VSRA"; in getTargetNodeName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86IntrinsicsInfo.h356 X86_INTRINSIC_DATA(avx2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, 0),
357 X86_INTRINSIC_DATA(avx2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1007 X86_INTRINSIC_DATA(avx512_psra_d_512, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1008 X86_INTRINSIC_DATA(avx512_psra_q_128, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1009 X86_INTRINSIC_DATA(avx512_psra_q_256, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1010 X86_INTRINSIC_DATA(avx512_psra_q_512, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1011 X86_INTRINSIC_DATA(avx512_psra_w_512, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1202 X86_INTRINSIC_DATA(sse2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, 0),
1203 X86_INTRINSIC_DATA(sse2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, 0),
DX86ISelLowering.h318 VSHL, VSRL, VSRA, enumerator
DX86InstrFragmentsSIMD.td189 def X86vsra : SDNode<"X86ISD::VSRA", X86vshiftuniform>;
DX86ISelLowering.cpp20244 case X86ISD::VSRAI: Opc = X86ISD::VSRA; break; in getTargetVShiftNode()
23297 (Opcode == ISD::SRL) ? X86ISD::VSRL : X86ISD::VSRA; in LowerScalarVariableShift()
23556 Opc = X86ISD::VSRA; in LowerShift()
26014 case X86ISD::VSRA: return "X86ISD::VSRA"; in getTargetNodeName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMScheduleSwift.td571 (instregex "VABA", "VABAL", "VPADAL", "VRSRA", "VSRA", "VACGE", "VACGT",
DARMScheduleA57.td1112 def : InstRW<[A57WriteVSRA, A57ReadVSRA], (instregex "VSRA", "VRSRA")>;
DARMInstrNEON.td5812 // VSRA : Vector Shift Right and Accumulate
/external/llvm/lib/Target/ARM/
DARMScheduleSwift.td554 (instregex "VABA", "VABAL", "VPADAL", "VRSRA", "VSRA", "VACGE", "VACGT",
DARMInstrNEON.td5536 // VSRA : Vector Shift Right and Accumulate
/external/v8/src/s390/
Dconstants-s390.h543 V(vsra, VSRA, 0xE77E) /* type = VRR_C VECTOR SHIFT RIGHT ARITHMETIC */ \
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DP9InstrResources.td48 (instregex "VSRA(B|H|W|D)$"),
/external/llvm/lib/Target/SystemZ/
DSystemZInstrVector.td599 def VSRA : BinaryVRRc<"vsra", 0xE77E, int_s390_vsra, v128b, v128b>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/
DSystemZInstrVector.td711 def VSRA : BinaryVRRc<"vsra", 0xE77E, int_s390_vsra, v128b, v128b>;
/external/llvm/test/CodeGen/SystemZ/
Dvec-intrinsics.ll1510 ; VSRA.
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/
Dvec-intrinsics-01.ll1510 ; VSRA.
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrNEON.td4206 // VSRA : Vector Shift Right and Accumulate
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/
DX86GenFastISel.inc11750 // FastEmit functions for X86ISD::VSRA.
12042 case X86ISD::VSRA: return fastEmit_X86ISD_VSRA_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);