• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 #ifndef WCD9320_REGISTERS_H
2 #define WCD9320_REGISTERS_H
3 
4 #include <linux/mfd/wcd9xxx/wcd9xxx_registers.h>
5 
6 #define TAIKO_A_CHIP_CTL			WCD9XXX_A_CHIP_CTL
7 #define TAIKO_A_CHIP_CTL__POR			WCD9XXX_A_CHIP_CTL__POR
8 #define TAIKO_A_CHIP_STATUS			WCD9XXX_A_CHIP_STATUS
9 #define TAIKO_A_CHIP_STATUS__POR		WCD9XXX_A_CHIP_STATUS__POR
10 #define TAIKO_A_CHIP_ID_BYTE_0			WCD9XXX_A_CHIP_ID_BYTE_0
11 #define TAIKO_A_CHIP_ID_BYTE_0__POR		WCD9XXX_A_CHIP_ID_BYTE_0__POR
12 #define TAIKO_A_CHIP_ID_BYTE_1			WCD9XXX_A_CHIP_ID_BYTE_1
13 #define TAIKO_A_CHIP_ID_BYTE_1__POR		WCD9XXX_A_CHIP_ID_BYTE_1__POR
14 #define TAIKO_A_CHIP_ID_BYTE_2			WCD9XXX_A_CHIP_ID_BYTE_2
15 #define TAIKO_A_CHIP_ID_BYTE_2__POR		WCD9XXX_A_CHIP_ID_BYTE_2__POR
16 #define TAIKO_A_CHIP_ID_BYTE_3			WCD9XXX_A_CHIP_ID_BYTE_3
17 #define TAIKO_A_CHIP_ID_BYTE_3__POR		WCD9XXX_A_CHIP_ID_BYTE_3__POR
18 #define TAIKO_A_CHIP_VERSION			WCD9XXX_A_CHIP_VERSION
19 #define TAIKO_A_CHIP_VERSION__POR		WCD9XXX_A_CHIP_VERSION__POR
20 #define TAIKO_A_SB_VERSION			WCD9XXX_A_SB_VERSION
21 #define TAIKO_A_SB_VERSION__POR			WCD9XXX_A_SB_VERSION__POR
22 #define TAIKO_A_SLAVE_ID_1			WCD9XXX_A_SLAVE_ID_1
23 #define TAIKO_A_SLAVE_ID_1__POR			WCD9XXX_A_SLAVE_ID_1__POR
24 #define TAIKO_A_SLAVE_ID_2			WCD9XXX_A_SLAVE_ID_2
25 #define TAIKO_A_SLAVE_ID_2__POR			WCD9XXX_A_SLAVE_ID_2__POR
26 #define TAIKO_A_SLAVE_ID_3			WCD9XXX_A_SLAVE_ID_3
27 #define TAIKO_A_SLAVE_ID_3__POR			WCD9XXX_A_SLAVE_ID_3__POR
28 #define TAIKO_A_PIN_CTL_OE0			(0x010)
29 #define TAIKO_A_PIN_CTL_OE0__POR				(0x00)
30 #define TAIKO_A_PIN_CTL_OE1			(0x011)
31 #define TAIKO_A_PIN_CTL_OE1__POR				(0x00)
32 #define TAIKO_A_PIN_CTL_DATA0			(0x012)
33 #define TAIKO_A_PIN_CTL_DATA0__POR				(0x00)
34 #define TAIKO_A_PIN_CTL_DATA1			(0x013)
35 #define TAIKO_A_PIN_CTL_DATA1__POR				(0x00)
36 #define TAIKO_A_HDRIVE_GENERIC			(0x018)
37 #define TAIKO_A_HDRIVE_GENERIC__POR				(0x00)
38 #define TAIKO_A_HDRIVE_OVERRIDE			(0x019)
39 #define TAIKO_A_HDRIVE_OVERRIDE__POR				(0x08)
40 #define TAIKO_A_ANA_CSR_WAIT_STATE			(0x020)
41 #define TAIKO_A_ANA_CSR_WAIT_STATE__POR				(0x44)
42 #define TAIKO_A_PROCESS_MONITOR_CTL0			(0x040)
43 #define TAIKO_A_PROCESS_MONITOR_CTL0__POR				(0x80)
44 #define TAIKO_A_PROCESS_MONITOR_CTL1			(0x041)
45 #define TAIKO_A_PROCESS_MONITOR_CTL1__POR				(0x00)
46 #define TAIKO_A_PROCESS_MONITOR_CTL2			(0x042)
47 #define TAIKO_A_PROCESS_MONITOR_CTL2__POR				(0x00)
48 #define TAIKO_A_PROCESS_MONITOR_CTL3			(0x043)
49 #define TAIKO_A_PROCESS_MONITOR_CTL3__POR				(0x01)
50 #define TAIKO_A_QFUSE_CTL			(0x048)
51 #define TAIKO_A_QFUSE_CTL__POR				(0x00)
52 #define TAIKO_A_QFUSE_STATUS			(0x049)
53 #define TAIKO_A_QFUSE_STATUS__POR				(0x00)
54 #define TAIKO_A_QFUSE_DATA_OUT0			(0x04A)
55 #define TAIKO_A_QFUSE_DATA_OUT0__POR				(0x00)
56 #define TAIKO_A_QFUSE_DATA_OUT1			(0x04B)
57 #define TAIKO_A_QFUSE_DATA_OUT1__POR				(0x00)
58 #define TAIKO_A_QFUSE_DATA_OUT2			(0x04C)
59 #define TAIKO_A_QFUSE_DATA_OUT2__POR				(0x00)
60 #define TAIKO_A_QFUSE_DATA_OUT3			(0x04D)
61 #define TAIKO_A_QFUSE_DATA_OUT3__POR				(0x00)
62 #define TAIKO_A_QFUSE_DATA_OUT4			(0x04E)
63 #define TAIKO_A_QFUSE_DATA_OUT4__POR				(0x00)
64 #define TAIKO_A_QFUSE_DATA_OUT5			(0x04F)
65 #define TAIKO_A_QFUSE_DATA_OUT5__POR				(0x00)
66 #define TAIKO_A_QFUSE_DATA_OUT6			(0x050)
67 #define TAIKO_A_QFUSE_DATA_OUT6__POR				(0x00)
68 #define TAIKO_A_QFUSE_DATA_OUT7			(0x051)
69 #define TAIKO_A_QFUSE_DATA_OUT7__POR				(0x00)
70 #define TAIKO_A_CDC_CTL				WCD9XXX_A_CDC_CTL
71 #define TAIKO_A_CDC_CTL__POR			WCD9XXX_A_CDC_CTL__POR
72 #define TAIKO_A_LEAKAGE_CTL			WCD9XXX_A_LEAKAGE_CTL
73 #define TAIKO_A_LEAKAGE_CTL__POR		WCD9XXX_A_LEAKAGE_CTL__POR
74 #define TAIKO_A_INTR_MODE			(0x090)
75 #define TAIKO_A_INTR_MODE__POR				(0x00)
76 #define TAIKO_A_INTR_MASK0			(0x094)
77 #define TAIKO_A_INTR_MASK0__POR				(0xFF)
78 #define TAIKO_A_INTR_MASK1			(0x095)
79 #define TAIKO_A_INTR_MASK1__POR				(0xFF)
80 #define TAIKO_A_INTR_MASK2			(0x096)
81 #define TAIKO_A_INTR_MASK2__POR				(0x3F)
82 #define TAIKO_A_INTR_MASK3			(0x097)
83 #define TAIKO_A_INTR_MASK3__POR				(0x3F)
84 #define TAIKO_A_INTR_STATUS0			(0x098)
85 #define TAIKO_A_INTR_STATUS0__POR				(0x00)
86 #define TAIKO_A_INTR_STATUS1			(0x099)
87 #define TAIKO_A_INTR_STATUS1__POR				(0x00)
88 #define TAIKO_A_INTR_STATUS2			(0x09A)
89 #define TAIKO_A_INTR_STATUS2__POR				(0x00)
90 #define TAIKO_A_INTR_STATUS3			(0x09B)
91 #define TAIKO_A_INTR_STATUS3__POR				(0x00)
92 #define TAIKO_A_INTR_CLEAR0			(0x09C)
93 #define TAIKO_A_INTR_CLEAR0__POR				(0x00)
94 #define TAIKO_A_INTR_CLEAR1			(0x09D)
95 #define TAIKO_A_INTR_CLEAR1__POR				(0x00)
96 #define TAIKO_A_INTR_CLEAR2			(0x09E)
97 #define TAIKO_A_INTR_CLEAR2__POR				(0x00)
98 #define TAIKO_A_INTR_CLEAR3			(0x09F)
99 #define TAIKO_A_INTR_CLEAR3__POR				(0x00)
100 #define TAIKO_A_INTR_LEVEL0			(0x0A0)
101 #define TAIKO_A_INTR_LEVEL0__POR				(0x01)
102 #define TAIKO_A_INTR_LEVEL1			(0x0A1)
103 #define TAIKO_A_INTR_LEVEL1__POR				(0x00)
104 #define TAIKO_A_INTR_LEVEL2			(0x0A2)
105 #define TAIKO_A_INTR_LEVEL2__POR				(0x00)
106 #define TAIKO_A_INTR_LEVEL3			(0x0A3)
107 #define TAIKO_A_INTR_LEVEL3__POR				(0x00)
108 #define TAIKO_A_INTR_TEST0			(0x0A4)
109 #define TAIKO_A_INTR_TEST0__POR				(0x00)
110 #define TAIKO_A_INTR_TEST1			(0x0A5)
111 #define TAIKO_A_INTR_TEST1__POR				(0x00)
112 #define TAIKO_A_INTR_TEST2			(0x0A6)
113 #define TAIKO_A_INTR_TEST2__POR				(0x00)
114 #define TAIKO_A_INTR_TEST3			(0x0A7)
115 #define TAIKO_A_INTR_TEST3__POR				(0x00)
116 #define TAIKO_A_INTR_SET0			(0x0A8)
117 #define TAIKO_A_INTR_SET0__POR				(0x00)
118 #define TAIKO_A_INTR_SET1			(0x0A9)
119 #define TAIKO_A_INTR_SET1__POR				(0x00)
120 #define TAIKO_A_INTR_SET2			(0x0AA)
121 #define TAIKO_A_INTR_SET2__POR				(0x00)
122 #define TAIKO_A_INTR_SET3			(0x0AB)
123 #define TAIKO_A_INTR_SET3__POR				(0x00)
124 #define TAIKO_A_INTR_DESTN0			(0x0AC)
125 #define TAIKO_A_INTR_DESTN0__POR				(0x00)
126 #define TAIKO_A_INTR_DESTN1			(0x0AD)
127 #define TAIKO_A_INTR_DESTN1__POR				(0x00)
128 #define TAIKO_A_INTR_DESTN2			(0x0AE)
129 #define TAIKO_A_INTR_DESTN2__POR				(0x00)
130 #define TAIKO_A_INTR_DESTN3			(0x0AF)
131 #define TAIKO_A_INTR_DESTN3__POR				(0x00)
132 #define TAIKO_A_CDC_TX_I2S_SCK_MODE			(0x0C0)
133 #define TAIKO_A_CDC_TX_I2S_SCK_MODE__POR				(0x00)
134 #define TAIKO_A_CDC_TX_I2S_WS_MODE			(0x0C1)
135 #define TAIKO_A_CDC_TX_I2S_WS_MODE__POR				(0x00)
136 #define TAIKO_A_CDC_DMIC_DATA0_MODE			(0x0C4)
137 #define TAIKO_A_CDC_DMIC_DATA0_MODE__POR				(0x00)
138 #define TAIKO_A_CDC_DMIC_CLK0_MODE			(0x0C5)
139 #define TAIKO_A_CDC_DMIC_CLK0_MODE__POR				(0x00)
140 #define TAIKO_A_CDC_DMIC_DATA1_MODE			(0x0C6)
141 #define TAIKO_A_CDC_DMIC_DATA1_MODE__POR				(0x00)
142 #define TAIKO_A_CDC_DMIC_CLK1_MODE			(0x0C7)
143 #define TAIKO_A_CDC_DMIC_CLK1_MODE__POR				(0x00)
144 #define TAIKO_A_CDC_RX_I2S_SCK_MODE			(0x0C8)
145 #define TAIKO_A_CDC_RX_I2S_SCK_MODE__POR				(0x00)
146 #define TAIKO_A_CDC_RX_I2S_WS_MODE			(0x0C9)
147 #define TAIKO_A_CDC_RX_I2S_WS_MODE__POR				(0x00)
148 #define TAIKO_A_CDC_DMIC_DATA2_MODE			(0x0CA)
149 #define TAIKO_A_CDC_DMIC_DATA2_MODE__POR				(0x00)
150 #define TAIKO_A_CDC_DMIC_CLK2_MODE			(0x0CB)
151 #define TAIKO_A_CDC_DMIC_CLK2_MODE__POR				(0x00)
152 #define TAIKO_A_CDC_INTR1_MODE			(0x0CC)
153 #define TAIKO_A_CDC_INTR1_MODE__POR				(0x00)
154 #define TAIKO_A_CDC_SB_NRZ_SEL_MODE			(0x0CD)
155 #define TAIKO_A_CDC_SB_NRZ_SEL_MODE__POR				(0x00)
156 #define TAIKO_A_CDC_INTR2_MODE			(0x0CE)
157 #define TAIKO_A_CDC_INTR2_MODE__POR				(0x00)
158 #define TAIKO_A_CDC_RF_PA_ON_MODE			(0x0CF)
159 #define TAIKO_A_CDC_RF_PA_ON_MODE__POR				(0x00)
160 #define TAIKO_A_BIAS_REF_CTL			(0x100)
161 #define TAIKO_A_BIAS_REF_CTL__POR				(0x1C)
162 #define TAIKO_A_BIAS_CENTRAL_BG_CTL			(0x101)
163 #define TAIKO_A_BIAS_CENTRAL_BG_CTL__POR				(0x50)
164 #define TAIKO_A_BIAS_PRECHRG_CTL			(0x102)
165 #define TAIKO_A_BIAS_PRECHRG_CTL__POR				(0x07)
166 #define TAIKO_A_BIAS_CURR_CTL_1			(0x103)
167 #define TAIKO_A_BIAS_CURR_CTL_1__POR				(0x52)
168 #define TAIKO_A_BIAS_CURR_CTL_2			(0x104)
169 #define TAIKO_A_BIAS_CURR_CTL_2__POR				(0x00)
170 #define TAIKO_A_BIAS_OSC_BG_CTL			(0x105)
171 #define TAIKO_A_BIAS_OSC_BG_CTL__POR				(0x16)
172 #define TAIKO_A_CLK_BUFF_EN1			(0x108)
173 #define TAIKO_A_CLK_BUFF_EN1__POR				(0x04)
174 #define TAIKO_A_CLK_BUFF_EN2			(0x109)
175 #define TAIKO_A_CLK_BUFF_EN2__POR				(0x02)
176 #define TAIKO_A_LDO_H_MODE_1			(0x110)
177 #define TAIKO_A_LDO_H_MODE_1__POR				(0x65)
178 #define TAIKO_A_LDO_H_MODE_2			(0x111)
179 #define TAIKO_A_LDO_H_MODE_2__POR				(0xA8)
180 #define TAIKO_A_LDO_H_LOOP_CTL			(0x112)
181 #define TAIKO_A_LDO_H_LOOP_CTL__POR				(0x6B)
182 #define TAIKO_A_LDO_H_COMP_1			(0x113)
183 #define TAIKO_A_LDO_H_COMP_1__POR				(0x84)
184 #define TAIKO_A_LDO_H_COMP_2			(0x114)
185 #define TAIKO_A_LDO_H_COMP_2__POR				(0xE0)
186 #define TAIKO_A_LDO_H_BIAS_1			(0x115)
187 #define TAIKO_A_LDO_H_BIAS_1__POR				(0x6D)
188 #define TAIKO_A_LDO_H_BIAS_2			(0x116)
189 #define TAIKO_A_LDO_H_BIAS_2__POR				(0xA5)
190 #define TAIKO_A_LDO_H_BIAS_3			(0x117)
191 #define TAIKO_A_LDO_H_BIAS_3__POR				(0x60)
192 #define TAIKO_A_VBAT_CLK			(0x118)
193 #define TAIKO_A_VBAT_CLK__POR				(0x03)
194 #define TAIKO_A_VBAT_LOOP			(0x119)
195 #define TAIKO_A_VBAT_LOOP__POR				(0x02)
196 #define TAIKO_A_VBAT_REF			(0x11A)
197 #define TAIKO_A_VBAT_REF__POR				(0x20)
198 #define TAIKO_A_VBAT_ADC_TEST			(0x11B)
199 #define TAIKO_A_VBAT_ADC_TEST__POR				(0x00)
200 #define TAIKO_A_VBAT_FE			(0x11C)
201 #define TAIKO_A_VBAT_FE__POR				(0x48)
202 #define TAIKO_A_VBAT_BIAS_1			(0x11D)
203 #define TAIKO_A_VBAT_BIAS_1__POR				(0x03)
204 #define TAIKO_A_VBAT_BIAS_2			(0x11E)
205 #define TAIKO_A_VBAT_BIAS_2__POR				(0x00)
206 #define TAIKO_A_VBAT_ADC_DATA_MSB			(0x11F)
207 #define TAIKO_A_VBAT_ADC_DATA_MSB__POR				(0x00)
208 #define TAIKO_A_VBAT_ADC_DATA_LSB			(0x120)
209 #define TAIKO_A_VBAT_ADC_DATA_LSB__POR				(0x00)
210 #define TAIKO_A_MICB_CFILT_1_CTL			(0x128)
211 #define TAIKO_A_MICB_CFILT_1_CTL__POR				(0x40)
212 #define TAIKO_A_MICB_CFILT_1_VAL			(0x129)
213 #define TAIKO_A_MICB_CFILT_1_VAL__POR				(0x80)
214 #define TAIKO_A_MICB_CFILT_1_PRECHRG			(0x12A)
215 #define TAIKO_A_MICB_CFILT_1_PRECHRG__POR				(0x38)
216 #define TAIKO_A_MICB_1_CTL			(0x12B)
217 #define TAIKO_A_MICB_1_CTL__POR				(0x16)
218 #define TAIKO_A_MICB_1_INT_RBIAS			(0x12C)
219 #define TAIKO_A_MICB_1_INT_RBIAS__POR				(0x24)
220 #define TAIKO_A_MICB_1_MBHC			(0x12D)
221 #define TAIKO_A_MICB_1_MBHC__POR				(0x01)
222 #define TAIKO_A_MICB_CFILT_2_CTL			(0x12E)
223 #define TAIKO_A_MICB_CFILT_2_CTL__POR				(0x40)
224 #define TAIKO_A_MICB_CFILT_2_VAL			(0x12F)
225 #define TAIKO_A_MICB_CFILT_2_VAL__POR				(0x80)
226 #define TAIKO_A_MICB_CFILT_2_PRECHRG			(0x130)
227 #define TAIKO_A_MICB_CFILT_2_PRECHRG__POR				(0x38)
228 #define TAIKO_A_MICB_2_CTL			(0x131)
229 #define TAIKO_A_MICB_2_CTL__POR				(0x16)
230 #define TAIKO_A_MICB_2_INT_RBIAS			(0x132)
231 #define TAIKO_A_MICB_2_INT_RBIAS__POR				(0x24)
232 #define TAIKO_A_MICB_2_MBHC			(0x133)
233 #define TAIKO_A_MICB_2_MBHC__POR				(0x02)
234 #define TAIKO_A_MICB_CFILT_3_CTL			(0x134)
235 #define TAIKO_A_MICB_CFILT_3_CTL__POR				(0x40)
236 #define TAIKO_A_MICB_CFILT_3_VAL			(0x135)
237 #define TAIKO_A_MICB_CFILT_3_VAL__POR				(0x80)
238 #define TAIKO_A_MICB_CFILT_3_PRECHRG			(0x136)
239 #define TAIKO_A_MICB_CFILT_3_PRECHRG__POR				(0x38)
240 #define TAIKO_A_MICB_3_CTL			(0x137)
241 #define TAIKO_A_MICB_3_CTL__POR				(0x16)
242 #define TAIKO_A_MICB_3_INT_RBIAS			(0x138)
243 #define TAIKO_A_MICB_3_INT_RBIAS__POR				(0x24)
244 #define TAIKO_A_MICB_3_MBHC			(0x139)
245 #define TAIKO_A_MICB_3_MBHC__POR				(0x00)
246 #define TAIKO_A_MICB_4_CTL			(0x13D)
247 #define TAIKO_A_MICB_4_CTL__POR				(0x16)
248 #define TAIKO_A_MICB_4_INT_RBIAS			(0x13E)
249 #define TAIKO_A_MICB_4_INT_RBIAS__POR				(0x24)
250 #define TAIKO_A_MICB_4_MBHC			(0x13F)
251 #define TAIKO_A_MICB_4_MBHC__POR				(0x01)
252 #define TAIKO_A_MBHC_INSERT_DETECT			(0x14A)
253 #define TAIKO_A_MBHC_INSERT_DETECT__POR				(0x00)
254 #define TAIKO_A_MBHC_INSERT_DET_STATUS			(0x14B)
255 #define TAIKO_A_MBHC_INSERT_DET_STATUS__POR				(0x00)
256 #define TAIKO_A_TX_COM_BIAS			(0x14C)
257 #define TAIKO_A_TX_COM_BIAS__POR				(0xF0)
258 #define TAIKO_A_MBHC_SCALING_MUX_1			(0x14E)
259 #define TAIKO_A_MBHC_SCALING_MUX_1__POR				(0x00)
260 #define TAIKO_A_MBHC_SCALING_MUX_2			(0x14F)
261 #define TAIKO_A_MBHC_SCALING_MUX_2__POR				(0x80)
262 #define TAIKO_A_MAD_ANA_CTRL			(0x150)
263 #define TAIKO_A_MAD_ANA_CTRL__POR				(0xF1)
264 #define TAIKO_A_TX_SUP_SWITCH_CTRL_1			(0x151)
265 #define TAIKO_A_TX_SUP_SWITCH_CTRL_1__POR				(0x00)
266 #define TAIKO_A_TX_SUP_SWITCH_CTRL_2			(0x152)
267 #define TAIKO_A_TX_SUP_SWITCH_CTRL_2__POR				(0x80)
268 #define TAIKO_A_TX_1_2_EN			(0x153)
269 #define TAIKO_A_TX_1_2_EN__POR				(0x00)
270 #define TAIKO_A_TX_1_2_TEST_EN			(0x154)
271 #define TAIKO_A_TX_1_2_TEST_EN__POR				(0xCC)
272 #define TAIKO_A_TX_1_2_ADC_CH1			(0x155)
273 #define TAIKO_A_TX_1_2_ADC_CH1__POR				(0x44)
274 #define TAIKO_A_TX_1_2_ADC_CH2			(0x156)
275 #define TAIKO_A_TX_1_2_ADC_CH2__POR				(0x44)
276 #define TAIKO_A_TX_1_2_ATEST_REFCTRL			(0x157)
277 #define TAIKO_A_TX_1_2_ATEST_REFCTRL__POR				(0x00)
278 #define TAIKO_A_TX_1_2_TEST_CTL			(0x158)
279 #define TAIKO_A_TX_1_2_TEST_CTL__POR				(0x38)
280 #define TAIKO_A_TX_1_2_TEST_BLOCK_EN			(0x159)
281 #define TAIKO_A_TX_1_2_TEST_BLOCK_EN__POR				(0xFC)
282 #define TAIKO_A_TX_1_2_TXFE_CLKDIV			(0x15A)
283 #define TAIKO_A_TX_1_2_TXFE_CLKDIV__POR				(0x55)
284 #define TAIKO_A_TX_1_2_SAR_ERR_CH1			(0x15B)
285 #define TAIKO_A_TX_1_2_SAR_ERR_CH1__POR				(0x00)
286 #define TAIKO_A_TX_1_2_SAR_ERR_CH2			(0x15C)
287 #define TAIKO_A_TX_1_2_SAR_ERR_CH2__POR				(0x00)
288 #define TAIKO_A_TX_3_4_EN			(0x15D)
289 #define TAIKO_A_TX_3_4_EN__POR				(0x00)
290 #define TAIKO_A_TX_3_4_TEST_EN			(0x15E)
291 #define TAIKO_A_TX_3_4_TEST_EN__POR				(0xCC)
292 #define TAIKO_A_TX_3_4_ADC_CH3			(0x15F)
293 #define TAIKO_A_TX_3_4_ADC_CH3__POR				(0x44)
294 #define TAIKO_A_TX_3_4_ADC_CH4			(0x160)
295 #define TAIKO_A_TX_3_4_ADC_CH4__POR				(0x44)
296 #define TAIKO_A_TX_3_4_ATEST_REFCTRL			(0x161)
297 #define TAIKO_A_TX_3_4_ATEST_REFCTRL__POR				(0x00)
298 #define TAIKO_A_TX_3_4_TEST_CTL			(0x162)
299 #define TAIKO_A_TX_3_4_TEST_CTL__POR				(0x38)
300 #define TAIKO_A_TX_3_4_TEST_BLOCK_EN			(0x163)
301 #define TAIKO_A_TX_3_4_TEST_BLOCK_EN__POR				(0xFC)
302 #define TAIKO_A_TX_3_4_TXFE_CKDIV			(0x164)
303 #define TAIKO_A_TX_3_4_TXFE_CKDIV__POR				(0x55)
304 #define TAIKO_A_TX_3_4_SAR_ERR_CH3			(0x165)
305 #define TAIKO_A_TX_3_4_SAR_ERR_CH3__POR				(0x00)
306 #define TAIKO_A_TX_3_4_SAR_ERR_CH4			(0x166)
307 #define TAIKO_A_TX_3_4_SAR_ERR_CH4__POR				(0x00)
308 #define TAIKO_A_TX_5_6_EN			(0x167)
309 #define TAIKO_A_TX_5_6_EN__POR				(0x11)
310 #define TAIKO_A_TX_5_6_TEST_EN			(0x168)
311 #define TAIKO_A_TX_5_6_TEST_EN__POR				(0xCC)
312 #define TAIKO_A_TX_5_6_ADC_CH5			(0x169)
313 #define TAIKO_A_TX_5_6_ADC_CH5__POR				(0x44)
314 #define TAIKO_A_TX_5_6_ADC_CH6			(0x16A)
315 #define TAIKO_A_TX_5_6_ADC_CH6__POR				(0x44)
316 #define TAIKO_A_TX_5_6_ATEST_REFCTRL			(0x16B)
317 #define TAIKO_A_TX_5_6_ATEST_REFCTRL__POR				(0x00)
318 #define TAIKO_A_TX_5_6_TEST_CTL			(0x16C)
319 #define TAIKO_A_TX_5_6_TEST_CTL__POR				(0x38)
320 #define TAIKO_A_TX_5_6_TEST_BLOCK_EN			(0x16D)
321 #define TAIKO_A_TX_5_6_TEST_BLOCK_EN__POR				(0xFC)
322 #define TAIKO_A_TX_5_6_TXFE_CKDIV			(0x16E)
323 #define TAIKO_A_TX_5_6_TXFE_CKDIV__POR				(0x55)
324 #define TAIKO_A_TX_5_6_SAR_ERR_CH5			(0x16F)
325 #define TAIKO_A_TX_5_6_SAR_ERR_CH5__POR				(0x00)
326 #define TAIKO_A_TX_5_6_SAR_ERR_CH6			(0x170)
327 #define TAIKO_A_TX_5_6_SAR_ERR_CH6__POR				(0x00)
328 #define TAIKO_A_TX_7_MBHC_EN			(0x171)
329 #define TAIKO_A_TX_7_MBHC_EN__POR				(0x0C)
330 #define TAIKO_A_TX_7_MBHC_ATEST_REFCTRL			(0x172)
331 #define TAIKO_A_TX_7_MBHC_ATEST_REFCTRL__POR				(0x00)
332 #define TAIKO_A_TX_7_MBHC_ADC			(0x173)
333 #define TAIKO_A_TX_7_MBHC_ADC__POR				(0x44)
334 #define TAIKO_A_TX_7_MBHC_TEST_CTL			(0x174)
335 #define TAIKO_A_TX_7_MBHC_TEST_CTL__POR				(0x38)
336 #define TAIKO_A_TX_7_MBHC_SAR_ERR			(0x175)
337 #define TAIKO_A_TX_7_MBHC_SAR_ERR__POR				(0x00)
338 #define TAIKO_A_TX_7_TXFE_CLKDIV			(0x176)
339 #define TAIKO_A_TX_7_TXFE_CLKDIV__POR				(0x0B)
340 #define TAIKO_A_BUCK_MODE_1			(0x181)
341 #define TAIKO_A_BUCK_MODE_1__POR				(0x21)
342 #define TAIKO_A_BUCK_MODE_2			(0x182)
343 #define TAIKO_A_BUCK_MODE_2__POR				(0xFF)
344 #define TAIKO_A_BUCK_MODE_3			(0x183)
345 #define TAIKO_A_BUCK_MODE_3__POR				(0xCC)
346 #define TAIKO_A_BUCK_MODE_4			(0x184)
347 #define TAIKO_A_BUCK_MODE_4__POR				(0x3A)
348 #define TAIKO_A_BUCK_MODE_5			(0x185)
349 #define TAIKO_A_BUCK_MODE_5__POR				(0x00)
350 #define TAIKO_A_BUCK_CTRL_VCL_1			(0x186)
351 #define TAIKO_A_BUCK_CTRL_VCL_1__POR				(0x48)
352 #define TAIKO_A_BUCK_CTRL_VCL_2			(0x187)
353 #define TAIKO_A_BUCK_CTRL_VCL_2__POR				(0xA3)
354 #define TAIKO_A_BUCK_CTRL_VCL_3			(0x188)
355 #define TAIKO_A_BUCK_CTRL_VCL_3__POR				(0x82)
356 #define TAIKO_A_BUCK_CTRL_CCL_1			(0x189)
357 #define TAIKO_A_BUCK_CTRL_CCL_1__POR				(0xAB)
358 #define TAIKO_A_BUCK_CTRL_CCL_2			(0x18A)
359 #define TAIKO_A_BUCK_CTRL_CCL_2__POR				(0xDC)
360 #define TAIKO_A_BUCK_CTRL_CCL_3			(0x18B)
361 #define TAIKO_A_BUCK_CTRL_CCL_3__POR				(0x6A)
362 #define TAIKO_A_BUCK_CTRL_CCL_4			(0x18C)
363 #define TAIKO_A_BUCK_CTRL_CCL_4__POR				(0x58)
364 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_1			(0x18D)
365 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_1__POR				(0x50)
366 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_2			(0x18E)
367 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_2__POR				(0x64)
368 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_3			(0x18F)
369 #define TAIKO_A_BUCK_CTRL_PWM_DRVR_3__POR				(0x77)
370 #define TAIKO_A_BUCK_TMUX_A_D			(0x190)
371 #define TAIKO_A_BUCK_TMUX_A_D__POR				(0x00)
372 #define TAIKO_A_NCP_BUCKREF			(0x191)
373 #define TAIKO_A_NCP_BUCKREF__POR				(0x00)
374 #define TAIKO_A_NCP_EN			(0x192)
375 #define TAIKO_A_NCP_EN__POR				(0xFE)
376 #define TAIKO_A_NCP_CLK			(0x193)
377 #define TAIKO_A_NCP_CLK__POR				(0x94)
378 #define TAIKO_A_NCP_STATIC			(0x194)
379 #define TAIKO_A_NCP_STATIC__POR				(0x28)
380 #define TAIKO_A_NCP_VTH_LOW			(0x195)
381 #define TAIKO_A_NCP_VTH_LOW__POR				(0x88)
382 #define TAIKO_A_NCP_VTH_HIGH			(0x196)
383 #define TAIKO_A_NCP_VTH_HIGH__POR				(0xA0)
384 #define TAIKO_A_NCP_ATEST			(0x197)
385 #define TAIKO_A_NCP_ATEST__POR				(0x00)
386 #define TAIKO_A_NCP_DTEST			(0x198)
387 #define TAIKO_A_NCP_DTEST__POR				(0x00)
388 #define TAIKO_A_NCP_DLY1			(0x199)
389 #define TAIKO_A_NCP_DLY1__POR				(0x06)
390 #define TAIKO_A_NCP_DLY2			(0x19A)
391 #define TAIKO_A_NCP_DLY2__POR				(0x06)
392 #define TAIKO_A_RX_AUX_SW_CTL			(0x19B)
393 #define TAIKO_A_RX_AUX_SW_CTL__POR				(0x00)
394 #define TAIKO_A_RX_PA_AUX_IN_CONN			(0x19C)
395 #define TAIKO_A_RX_PA_AUX_IN_CONN__POR				(0x00)
396 #define TAIKO_A_RX_COM_TIMER_DIV			(0x19E)
397 #define TAIKO_A_RX_COM_TIMER_DIV__POR				(0xE8)
398 #define TAIKO_A_RX_COM_OCP_CTL			(0x19F)
399 #define TAIKO_A_RX_COM_OCP_CTL__POR				(0x1F)
400 #define TAIKO_A_RX_COM_OCP_COUNT			(0x1A0)
401 #define TAIKO_A_RX_COM_OCP_COUNT__POR				(0x77)
402 #define TAIKO_A_RX_COM_DAC_CTL			(0x1A1)
403 #define TAIKO_A_RX_COM_DAC_CTL__POR				(0x00)
404 #define TAIKO_A_RX_COM_BIAS			(0x1A2)
405 #define TAIKO_A_RX_COM_BIAS__POR				(0x00)
406 #define TAIKO_A_RX_HPH_AUTO_CHOP			(0x1A4)
407 #define TAIKO_A_RX_HPH_AUTO_CHOP__POR				(0x38)
408 #define TAIKO_A_RX_HPH_CHOP_CTL			(0x1A5)
409 #define TAIKO_A_RX_HPH_CHOP_CTL__POR				(0xB4)
410 #define TAIKO_A_RX_HPH_BIAS_PA			(0x1A6)
411 #define TAIKO_A_RX_HPH_BIAS_PA__POR				(0xAA)
412 #define TAIKO_A_RX_HPH_BIAS_LDO			(0x1A7)
413 #define TAIKO_A_RX_HPH_BIAS_LDO__POR				(0x87)
414 #define TAIKO_A_RX_HPH_BIAS_CNP			(0x1A8)
415 #define TAIKO_A_RX_HPH_BIAS_CNP__POR				(0x8A)
416 #define TAIKO_A_RX_HPH_BIAS_WG_OCP			(0x1A9)
417 #define TAIKO_A_RX_HPH_BIAS_WG_OCP__POR				(0x2A)
418 #define TAIKO_A_RX_HPH_OCP_CTL			(0x1AA)
419 #define TAIKO_A_RX_HPH_OCP_CTL__POR				(0x68)
420 #define TAIKO_A_RX_HPH_CNP_EN			(0x1AB)
421 #define TAIKO_A_RX_HPH_CNP_EN__POR				(0x80)
422 #define TAIKO_A_RX_HPH_CNP_WG_CTL			(0x1AC)
423 #define TAIKO_A_RX_HPH_CNP_WG_CTL__POR				(0xDE)
424 #define TAIKO_A_RX_HPH_CNP_WG_TIME			(0x1AD)
425 #define TAIKO_A_RX_HPH_CNP_WG_TIME__POR				(0x2A)
426 #define TAIKO_A_RX_HPH_L_GAIN			(0x1AE)
427 #define TAIKO_A_RX_HPH_L_GAIN__POR				(0x00)
428 #define TAIKO_A_RX_HPH_L_TEST			(0x1AF)
429 #define TAIKO_A_RX_HPH_L_TEST__POR				(0x00)
430 #define TAIKO_A_RX_HPH_L_PA_CTL			(0x1B0)
431 #define TAIKO_A_RX_HPH_L_PA_CTL__POR				(0x40)
432 #define TAIKO_A_RX_HPH_L_DAC_CTL			(0x1B1)
433 #define TAIKO_A_RX_HPH_L_DAC_CTL__POR				(0x00)
434 #define TAIKO_A_RX_HPH_L_ATEST			(0x1B2)
435 #define TAIKO_A_RX_HPH_L_ATEST__POR				(0x00)
436 #define TAIKO_A_RX_HPH_L_STATUS			(0x1B3)
437 #define TAIKO_A_RX_HPH_L_STATUS__POR				(0x00)
438 #define TAIKO_A_RX_HPH_R_GAIN			(0x1B4)
439 #define TAIKO_A_RX_HPH_R_GAIN__POR				(0x00)
440 #define TAIKO_A_RX_HPH_R_TEST			(0x1B5)
441 #define TAIKO_A_RX_HPH_R_TEST__POR				(0x00)
442 #define TAIKO_A_RX_HPH_R_PA_CTL			(0x1B6)
443 #define TAIKO_A_RX_HPH_R_PA_CTL__POR				(0x40)
444 #define TAIKO_A_RX_HPH_R_DAC_CTL			(0x1B7)
445 #define TAIKO_A_RX_HPH_R_DAC_CTL__POR				(0x00)
446 #define TAIKO_A_RX_HPH_R_ATEST			(0x1B8)
447 #define TAIKO_A_RX_HPH_R_ATEST__POR				(0x00)
448 #define TAIKO_A_RX_HPH_R_STATUS			(0x1B9)
449 #define TAIKO_A_RX_HPH_R_STATUS__POR				(0x00)
450 #define TAIKO_A_RX_EAR_BIAS_PA			(0x1BA)
451 #define TAIKO_A_RX_EAR_BIAS_PA__POR				(0xA6)
452 #define TAIKO_A_RX_EAR_BIAS_CMBUFF			(0x1BB)
453 #define TAIKO_A_RX_EAR_BIAS_CMBUFF__POR				(0xA0)
454 #define TAIKO_A_RX_EAR_EN			(0x1BC)
455 #define TAIKO_A_RX_EAR_EN__POR				(0x00)
456 #define TAIKO_A_RX_EAR_GAIN			(0x1BD)
457 #define TAIKO_A_RX_EAR_GAIN__POR				(0x02)
458 #define TAIKO_A_RX_EAR_CMBUFF			(0x1BE)
459 #define TAIKO_A_RX_EAR_CMBUFF__POR				(0x04)
460 #define TAIKO_A_RX_EAR_ICTL			(0x1BF)
461 #define TAIKO_A_RX_EAR_ICTL__POR				(0x40)
462 #define TAIKO_A_RX_EAR_CCOMP			(0x1C0)
463 #define TAIKO_A_RX_EAR_CCOMP__POR				(0x08)
464 #define TAIKO_A_RX_EAR_VCM			(0x1C1)
465 #define TAIKO_A_RX_EAR_VCM__POR				(0x03)
466 #define TAIKO_A_RX_EAR_CNP			(0x1C2)
467 #define TAIKO_A_RX_EAR_CNP__POR				(0xF2)
468 #define TAIKO_A_RX_EAR_DAC_CTL_ATEST			(0x1C3)
469 #define TAIKO_A_RX_EAR_DAC_CTL_ATEST__POR				(0x00)
470 #define TAIKO_A_RX_EAR_STATUS			(0x1C5)
471 #define TAIKO_A_RX_EAR_STATUS__POR				(0x04)
472 #define TAIKO_A_RX_LINE_BIAS_PA			(0x1C6)
473 #define TAIKO_A_RX_LINE_BIAS_PA__POR				(0xA8)
474 #define TAIKO_A_RX_BUCK_BIAS1			(0x1C7)
475 #define TAIKO_A_RX_BUCK_BIAS1__POR				(0x42)
476 #define TAIKO_A_RX_BUCK_BIAS2			(0x1C8)
477 #define TAIKO_A_RX_BUCK_BIAS2__POR				(0x84)
478 #define TAIKO_A_RX_LINE_COM			(0x1C9)
479 #define TAIKO_A_RX_LINE_COM__POR				(0x80)
480 #define TAIKO_A_RX_LINE_CNP_EN			(0x1CA)
481 #define TAIKO_A_RX_LINE_CNP_EN__POR				(0x00)
482 #define TAIKO_A_RX_LINE_CNP_WG_CTL			(0x1CB)
483 #define TAIKO_A_RX_LINE_CNP_WG_CTL__POR				(0x00)
484 #define TAIKO_A_RX_LINE_CNP_WG_TIME			(0x1CC)
485 #define TAIKO_A_RX_LINE_CNP_WG_TIME__POR				(0x04)
486 #define TAIKO_A_RX_LINE_1_GAIN			(0x1CD)
487 #define TAIKO_A_RX_LINE_1_GAIN__POR				(0x00)
488 #define TAIKO_A_RX_LINE_1_TEST			(0x1CE)
489 #define TAIKO_A_RX_LINE_1_TEST__POR				(0x00)
490 #define TAIKO_A_RX_LINE_1_DAC_CTL			(0x1CF)
491 #define TAIKO_A_RX_LINE_1_DAC_CTL__POR				(0x00)
492 #define TAIKO_A_RX_LINE_1_STATUS			(0x1D0)
493 #define TAIKO_A_RX_LINE_1_STATUS__POR				(0x00)
494 #define TAIKO_A_RX_LINE_2_GAIN			(0x1D1)
495 #define TAIKO_A_RX_LINE_2_GAIN__POR				(0x00)
496 #define TAIKO_A_RX_LINE_2_TEST			(0x1D2)
497 #define TAIKO_A_RX_LINE_2_TEST__POR				(0x00)
498 #define TAIKO_A_RX_LINE_2_DAC_CTL			(0x1D3)
499 #define TAIKO_A_RX_LINE_2_DAC_CTL__POR				(0x00)
500 #define TAIKO_A_RX_LINE_2_STATUS			(0x1D4)
501 #define TAIKO_A_RX_LINE_2_STATUS__POR				(0x00)
502 #define TAIKO_A_RX_LINE_3_GAIN			(0x1D5)
503 #define TAIKO_A_RX_LINE_3_GAIN__POR				(0x00)
504 #define TAIKO_A_RX_LINE_3_TEST			(0x1D6)
505 #define TAIKO_A_RX_LINE_3_TEST__POR				(0x00)
506 #define TAIKO_A_RX_LINE_3_DAC_CTL			(0x1D7)
507 #define TAIKO_A_RX_LINE_3_DAC_CTL__POR				(0x00)
508 #define TAIKO_A_RX_LINE_3_STATUS			(0x1D8)
509 #define TAIKO_A_RX_LINE_3_STATUS__POR				(0x00)
510 #define TAIKO_A_RX_LINE_4_GAIN			(0x1D9)
511 #define TAIKO_A_RX_LINE_4_GAIN__POR				(0x00)
512 #define TAIKO_A_RX_LINE_4_TEST			(0x1DA)
513 #define TAIKO_A_RX_LINE_4_TEST__POR				(0x00)
514 #define TAIKO_A_RX_LINE_4_DAC_CTL			(0x1DB)
515 #define TAIKO_A_RX_LINE_4_DAC_CTL__POR				(0x00)
516 #define TAIKO_A_RX_LINE_4_STATUS			(0x1DC)
517 #define TAIKO_A_RX_LINE_4_STATUS__POR				(0x00)
518 #define TAIKO_A_RX_LINE_CNP_DBG			(0x1DD)
519 #define TAIKO_A_RX_LINE_CNP_DBG__POR				(0x00)
520 #define TAIKO_A_SPKR_DRV_EN			(0x1DF)
521 #define TAIKO_A_SPKR_DRV_EN__POR				(0x6F)
522 #define TAIKO_A_SPKR_DRV_GAIN			(0x1E0)
523 #define TAIKO_A_SPKR_DRV_GAIN__POR				(0x00)
524 #define TAIKO_A_SPKR_DRV_DAC_CTL			(0x1E1)
525 #define TAIKO_A_SPKR_DRV_DAC_CTL__POR				(0x04)
526 #define TAIKO_A_SPKR_DRV_OCP_CTL			(0x1E2)
527 #define TAIKO_A_SPKR_DRV_OCP_CTL__POR				(0x98)
528 #define TAIKO_A_SPKR_DRV_CLIP_DET			(0x1E3)
529 #define TAIKO_A_SPKR_DRV_CLIP_DET__POR				(0x48)
530 #define TAIKO_A_SPKR_DRV_IEC			(0x1E4)
531 #define TAIKO_A_SPKR_DRV_IEC__POR				(0x20)
532 #define TAIKO_A_SPKR_DRV_DBG_DAC			(0x1E5)
533 #define TAIKO_A_SPKR_DRV_DBG_DAC__POR				(0x05)
534 #define TAIKO_A_SPKR_DRV_DBG_PA			(0x1E6)
535 #define TAIKO_A_SPKR_DRV_DBG_PA__POR				(0x18)
536 #define TAIKO_A_SPKR_DRV_DBG_PWRSTG			(0x1E7)
537 #define TAIKO_A_SPKR_DRV_DBG_PWRSTG__POR				(0x00)
538 #define TAIKO_A_SPKR_DRV_BIAS_LDO			(0x1E8)
539 #define TAIKO_A_SPKR_DRV_BIAS_LDO__POR				(0x45)
540 #define TAIKO_A_SPKR_DRV_BIAS_INT			(0x1E9)
541 #define TAIKO_A_SPKR_DRV_BIAS_INT__POR				(0xA5)
542 #define TAIKO_A_SPKR_DRV_BIAS_PA			(0x1EA)
543 #define TAIKO_A_SPKR_DRV_BIAS_PA__POR				(0x55)
544 #define TAIKO_A_SPKR_DRV_STATUS_OCP			(0x1EB)
545 #define TAIKO_A_SPKR_DRV_STATUS_OCP__POR				(0x00)
546 #define TAIKO_A_SPKR_DRV_STATUS_PA			(0x1EC)
547 #define TAIKO_A_SPKR_DRV_STATUS_PA__POR				(0x00)
548 #define TAIKO_A_SPKR_PROT_EN			(0x1ED)
549 #define TAIKO_A_SPKR_PROT_EN__POR				(0x00)
550 #define TAIKO_A_SPKR_PROT_ADC_EN			(0x1EE)
551 #define TAIKO_A_SPKR_PROT_ADC_EN__POR				(0x44)
552 #define TAIKO_A_SPKR_PROT_ISENSE_BIAS			(0x1EF)
553 #define TAIKO_A_SPKR_PROT_ISENSE_BIAS__POR				(0x44)
554 #define TAIKO_A_SPKR_PROT_VSENSE_BIAS			(0x1F0)
555 #define TAIKO_A_SPKR_PROT_VSENSE_BIAS__POR				(0x44)
556 #define TAIKO_A_SPKR_PROT_ADC_ATEST_REFCTRL			(0x1F1)
557 #define TAIKO_A_SPKR_PROT_ADC_ATEST_REFCTRL__POR			(0x00)
558 #define TAIKO_A_SPKR_PROT_ADC_TEST_CTL			(0x1F2)
559 #define TAIKO_A_SPKR_PROT_ADC_TEST_CTL__POR				(0x38)
560 #define TAIKO_A_SPKR_PROT_TEST_BLOCK_EN			(0x1F3)
561 #define TAIKO_A_SPKR_PROT_TEST_BLOCK_EN__POR				(0xFC)
562 #define TAIKO_A_SPKR_PROT_ATEST			(0x1F4)
563 #define TAIKO_A_SPKR_PROT_ATEST__POR				(0x00)
564 #define TAIKO_A_SPKR_PROT_V_SAR_ERR			(0x1F5)
565 #define TAIKO_A_SPKR_PROT_V_SAR_ERR__POR				(0x00)
566 #define TAIKO_A_SPKR_PROT_I_SAR_ERR			(0x1F6)
567 #define TAIKO_A_SPKR_PROT_I_SAR_ERR__POR				(0x00)
568 #define TAIKO_A_SPKR_PROT_LDO_CTRL			(0x1F7)
569 #define TAIKO_A_SPKR_PROT_LDO_CTRL__POR				(0x00)
570 #define TAIKO_A_SPKR_PROT_ISENSE_CTRL			(0x1F8)
571 #define TAIKO_A_SPKR_PROT_ISENSE_CTRL__POR				(0x00)
572 #define TAIKO_A_SPKR_PROT_VSENSE_CTRL			(0x1F9)
573 #define TAIKO_A_SPKR_PROT_VSENSE_CTRL__POR				(0x00)
574 #define TAIKO_A_RC_OSC_FREQ			(0x1FA)
575 #define TAIKO_A_RC_OSC_FREQ__POR				(0x46)
576 #define TAIKO_A_RC_OSC_TEST			(0x1FB)
577 #define TAIKO_A_RC_OSC_TEST__POR				(0x0A)
578 #define TAIKO_A_RC_OSC_STATUS			(0x1FC)
579 #define TAIKO_A_RC_OSC_STATUS__POR				(0x18)
580 #define TAIKO_A_RC_OSC_TUNER			(0x1FD)
581 #define TAIKO_A_RC_OSC_TUNER__POR				(0x00)
582 #define TAIKO_A_MBHC_HPH			(0x1FE)
583 #define TAIKO_A_MBHC_HPH__POR				(0x44)
584 #define TAIKO_A_CDC_ANC1_B1_CTL			(0x200)
585 #define TAIKO_A_CDC_ANC1_B1_CTL__POR				(0x00)
586 #define TAIKO_A_CDC_ANC2_B1_CTL			(0x280)
587 #define TAIKO_A_CDC_ANC2_B1_CTL__POR				(0x00)
588 #define TAIKO_A_CDC_ANC1_SHIFT			(0x201)
589 #define TAIKO_A_CDC_ANC1_SHIFT__POR				(0x00)
590 #define TAIKO_A_CDC_ANC2_SHIFT			(0x281)
591 #define TAIKO_A_CDC_ANC2_SHIFT__POR				(0x00)
592 #define TAIKO_A_CDC_ANC1_IIR_B1_CTL			(0x202)
593 #define TAIKO_A_CDC_ANC1_IIR_B1_CTL__POR				(0x00)
594 #define TAIKO_A_CDC_ANC2_IIR_B1_CTL			(0x282)
595 #define TAIKO_A_CDC_ANC2_IIR_B1_CTL__POR				(0x00)
596 #define TAIKO_A_CDC_ANC1_IIR_B2_CTL			(0x203)
597 #define TAIKO_A_CDC_ANC1_IIR_B2_CTL__POR				(0x00)
598 #define TAIKO_A_CDC_ANC2_IIR_B2_CTL			(0x283)
599 #define TAIKO_A_CDC_ANC2_IIR_B2_CTL__POR				(0x00)
600 #define TAIKO_A_CDC_ANC1_IIR_B3_CTL			(0x204)
601 #define TAIKO_A_CDC_ANC1_IIR_B3_CTL__POR				(0x00)
602 #define TAIKO_A_CDC_ANC2_IIR_B3_CTL			(0x284)
603 #define TAIKO_A_CDC_ANC2_IIR_B3_CTL__POR				(0x00)
604 #define TAIKO_A_CDC_ANC1_LPF_B1_CTL			(0x206)
605 #define TAIKO_A_CDC_ANC1_LPF_B1_CTL__POR				(0x00)
606 #define TAIKO_A_CDC_ANC2_LPF_B1_CTL			(0x286)
607 #define TAIKO_A_CDC_ANC2_LPF_B1_CTL__POR				(0x00)
608 #define TAIKO_A_CDC_ANC1_LPF_B2_CTL			(0x207)
609 #define TAIKO_A_CDC_ANC1_LPF_B2_CTL__POR				(0x00)
610 #define TAIKO_A_CDC_ANC2_LPF_B2_CTL			(0x287)
611 #define TAIKO_A_CDC_ANC2_LPF_B2_CTL__POR				(0x00)
612 #define TAIKO_A_CDC_ANC1_SPARE			(0x209)
613 #define TAIKO_A_CDC_ANC1_SPARE__POR				(0x00)
614 #define TAIKO_A_CDC_ANC2_SPARE			(0x289)
615 #define TAIKO_A_CDC_ANC2_SPARE__POR				(0x00)
616 #define TAIKO_A_CDC_ANC1_SMLPF_CTL			(0x20A)
617 #define TAIKO_A_CDC_ANC1_SMLPF_CTL__POR				(0x00)
618 #define TAIKO_A_CDC_ANC2_SMLPF_CTL			(0x28A)
619 #define TAIKO_A_CDC_ANC2_SMLPF_CTL__POR				(0x00)
620 #define TAIKO_A_CDC_ANC1_DCFLT_CTL			(0x20B)
621 #define TAIKO_A_CDC_ANC1_DCFLT_CTL__POR				(0x00)
622 #define TAIKO_A_CDC_ANC2_DCFLT_CTL			(0x28B)
623 #define TAIKO_A_CDC_ANC2_DCFLT_CTL__POR				(0x00)
624 #define TAIKO_A_CDC_ANC1_GAIN_CTL			(0x20C)
625 #define TAIKO_A_CDC_ANC1_GAIN_CTL__POR				(0x00)
626 #define TAIKO_A_CDC_ANC2_GAIN_CTL			(0x28C)
627 #define TAIKO_A_CDC_ANC2_GAIN_CTL__POR				(0x00)
628 #define TAIKO_A_CDC_ANC1_B2_CTL			(0x20D)
629 #define TAIKO_A_CDC_ANC1_B2_CTL__POR				(0x00)
630 #define TAIKO_A_CDC_ANC2_B2_CTL			(0x28D)
631 #define TAIKO_A_CDC_ANC2_B2_CTL__POR				(0x00)
632 #define TAIKO_A_CDC_TX1_VOL_CTL_TIMER			(0x220)
633 #define TAIKO_A_CDC_TX1_VOL_CTL_TIMER__POR				(0x00)
634 #define TAIKO_A_CDC_TX2_VOL_CTL_TIMER			(0x228)
635 #define TAIKO_A_CDC_TX2_VOL_CTL_TIMER__POR				(0x00)
636 #define TAIKO_A_CDC_TX3_VOL_CTL_TIMER			(0x230)
637 #define TAIKO_A_CDC_TX3_VOL_CTL_TIMER__POR				(0x00)
638 #define TAIKO_A_CDC_TX4_VOL_CTL_TIMER			(0x238)
639 #define TAIKO_A_CDC_TX4_VOL_CTL_TIMER__POR				(0x00)
640 #define TAIKO_A_CDC_TX5_VOL_CTL_TIMER			(0x240)
641 #define TAIKO_A_CDC_TX5_VOL_CTL_TIMER__POR				(0x00)
642 #define TAIKO_A_CDC_TX6_VOL_CTL_TIMER			(0x248)
643 #define TAIKO_A_CDC_TX6_VOL_CTL_TIMER__POR				(0x00)
644 #define TAIKO_A_CDC_TX7_VOL_CTL_TIMER			(0x250)
645 #define TAIKO_A_CDC_TX7_VOL_CTL_TIMER__POR				(0x00)
646 #define TAIKO_A_CDC_TX8_VOL_CTL_TIMER			(0x258)
647 #define TAIKO_A_CDC_TX8_VOL_CTL_TIMER__POR				(0x00)
648 #define TAIKO_A_CDC_TX9_VOL_CTL_TIMER			(0x260)
649 #define TAIKO_A_CDC_TX9_VOL_CTL_TIMER__POR				(0x00)
650 #define TAIKO_A_CDC_TX10_VOL_CTL_TIMER			(0x268)
651 #define TAIKO_A_CDC_TX10_VOL_CTL_TIMER__POR				(0x00)
652 #define TAIKO_A_CDC_TX1_VOL_CTL_GAIN			(0x221)
653 #define TAIKO_A_CDC_TX1_VOL_CTL_GAIN__POR				(0x00)
654 #define TAIKO_A_CDC_TX2_VOL_CTL_GAIN			(0x229)
655 #define TAIKO_A_CDC_TX2_VOL_CTL_GAIN__POR				(0x00)
656 #define TAIKO_A_CDC_TX3_VOL_CTL_GAIN			(0x231)
657 #define TAIKO_A_CDC_TX3_VOL_CTL_GAIN__POR				(0x00)
658 #define TAIKO_A_CDC_TX4_VOL_CTL_GAIN			(0x239)
659 #define TAIKO_A_CDC_TX4_VOL_CTL_GAIN__POR				(0x00)
660 #define TAIKO_A_CDC_TX5_VOL_CTL_GAIN			(0x241)
661 #define TAIKO_A_CDC_TX5_VOL_CTL_GAIN__POR				(0x00)
662 #define TAIKO_A_CDC_TX6_VOL_CTL_GAIN			(0x249)
663 #define TAIKO_A_CDC_TX6_VOL_CTL_GAIN__POR				(0x00)
664 #define TAIKO_A_CDC_TX7_VOL_CTL_GAIN			(0x251)
665 #define TAIKO_A_CDC_TX7_VOL_CTL_GAIN__POR				(0x00)
666 #define TAIKO_A_CDC_TX8_VOL_CTL_GAIN			(0x259)
667 #define TAIKO_A_CDC_TX8_VOL_CTL_GAIN__POR				(0x00)
668 #define TAIKO_A_CDC_TX9_VOL_CTL_GAIN			(0x261)
669 #define TAIKO_A_CDC_TX9_VOL_CTL_GAIN__POR				(0x00)
670 #define TAIKO_A_CDC_TX10_VOL_CTL_GAIN			(0x269)
671 #define TAIKO_A_CDC_TX10_VOL_CTL_GAIN__POR				(0x00)
672 #define TAIKO_A_CDC_TX1_VOL_CTL_CFG			(0x222)
673 #define TAIKO_A_CDC_TX1_VOL_CTL_CFG__POR				(0x00)
674 #define TAIKO_A_CDC_TX2_VOL_CTL_CFG			(0x22A)
675 #define TAIKO_A_CDC_TX2_VOL_CTL_CFG__POR				(0x00)
676 #define TAIKO_A_CDC_TX3_VOL_CTL_CFG			(0x232)
677 #define TAIKO_A_CDC_TX3_VOL_CTL_CFG__POR				(0x00)
678 #define TAIKO_A_CDC_TX4_VOL_CTL_CFG			(0x23A)
679 #define TAIKO_A_CDC_TX4_VOL_CTL_CFG__POR				(0x00)
680 #define TAIKO_A_CDC_TX5_VOL_CTL_CFG			(0x242)
681 #define TAIKO_A_CDC_TX5_VOL_CTL_CFG__POR				(0x00)
682 #define TAIKO_A_CDC_TX6_VOL_CTL_CFG			(0x24A)
683 #define TAIKO_A_CDC_TX6_VOL_CTL_CFG__POR				(0x00)
684 #define TAIKO_A_CDC_TX7_VOL_CTL_CFG			(0x252)
685 #define TAIKO_A_CDC_TX7_VOL_CTL_CFG__POR				(0x00)
686 #define TAIKO_A_CDC_TX8_VOL_CTL_CFG			(0x25A)
687 #define TAIKO_A_CDC_TX8_VOL_CTL_CFG__POR				(0x00)
688 #define TAIKO_A_CDC_TX9_VOL_CTL_CFG			(0x262)
689 #define TAIKO_A_CDC_TX9_VOL_CTL_CFG__POR				(0x00)
690 #define TAIKO_A_CDC_TX10_VOL_CTL_CFG			(0x26A)
691 #define TAIKO_A_CDC_TX10_VOL_CTL_CFG__POR				(0x00)
692 #define TAIKO_A_CDC_TX1_MUX_CTL			(0x223)
693 #define TAIKO_A_CDC_TX1_MUX_CTL__POR				(0x08)
694 #define TAIKO_A_CDC_TX2_MUX_CTL			(0x22B)
695 #define TAIKO_A_CDC_TX2_MUX_CTL__POR				(0x08)
696 #define TAIKO_A_CDC_TX3_MUX_CTL			(0x233)
697 #define TAIKO_A_CDC_TX3_MUX_CTL__POR				(0x08)
698 #define TAIKO_A_CDC_TX4_MUX_CTL			(0x23B)
699 #define TAIKO_A_CDC_TX4_MUX_CTL__POR				(0x08)
700 #define TAIKO_A_CDC_TX5_MUX_CTL			(0x243)
701 #define TAIKO_A_CDC_TX5_MUX_CTL__POR				(0x08)
702 #define TAIKO_A_CDC_TX6_MUX_CTL			(0x24B)
703 #define TAIKO_A_CDC_TX6_MUX_CTL__POR				(0x08)
704 #define TAIKO_A_CDC_TX7_MUX_CTL			(0x253)
705 #define TAIKO_A_CDC_TX7_MUX_CTL__POR				(0x08)
706 #define TAIKO_A_CDC_TX8_MUX_CTL			(0x25B)
707 #define TAIKO_A_CDC_TX8_MUX_CTL__POR				(0x08)
708 #define TAIKO_A_CDC_TX9_MUX_CTL			(0x263)
709 #define TAIKO_A_CDC_TX9_MUX_CTL__POR				(0x08)
710 #define TAIKO_A_CDC_TX10_MUX_CTL			(0x26B)
711 #define TAIKO_A_CDC_TX10_MUX_CTL__POR				(0x08)
712 #define TAIKO_A_CDC_TX1_CLK_FS_CTL			(0x224)
713 #define TAIKO_A_CDC_TX1_CLK_FS_CTL__POR				(0x03)
714 #define TAIKO_A_CDC_TX2_CLK_FS_CTL			(0x22C)
715 #define TAIKO_A_CDC_TX2_CLK_FS_CTL__POR				(0x03)
716 #define TAIKO_A_CDC_TX3_CLK_FS_CTL			(0x234)
717 #define TAIKO_A_CDC_TX3_CLK_FS_CTL__POR				(0x03)
718 #define TAIKO_A_CDC_TX4_CLK_FS_CTL			(0x23C)
719 #define TAIKO_A_CDC_TX4_CLK_FS_CTL__POR				(0x03)
720 #define TAIKO_A_CDC_TX5_CLK_FS_CTL			(0x244)
721 #define TAIKO_A_CDC_TX5_CLK_FS_CTL__POR				(0x03)
722 #define TAIKO_A_CDC_TX6_CLK_FS_CTL			(0x24C)
723 #define TAIKO_A_CDC_TX6_CLK_FS_CTL__POR				(0x03)
724 #define TAIKO_A_CDC_TX7_CLK_FS_CTL			(0x254)
725 #define TAIKO_A_CDC_TX7_CLK_FS_CTL__POR				(0x03)
726 #define TAIKO_A_CDC_TX8_CLK_FS_CTL			(0x25C)
727 #define TAIKO_A_CDC_TX8_CLK_FS_CTL__POR				(0x03)
728 #define TAIKO_A_CDC_TX9_CLK_FS_CTL			(0x264)
729 #define TAIKO_A_CDC_TX9_CLK_FS_CTL__POR				(0x03)
730 #define TAIKO_A_CDC_TX10_CLK_FS_CTL			(0x26C)
731 #define TAIKO_A_CDC_TX10_CLK_FS_CTL__POR				(0x03)
732 #define TAIKO_A_CDC_TX1_DMIC_CTL			(0x225)
733 #define TAIKO_A_CDC_TX1_DMIC_CTL__POR				(0x00)
734 #define TAIKO_A_CDC_TX2_DMIC_CTL			(0x22D)
735 #define TAIKO_A_CDC_TX2_DMIC_CTL__POR				(0x00)
736 #define TAIKO_A_CDC_TX3_DMIC_CTL			(0x235)
737 #define TAIKO_A_CDC_TX3_DMIC_CTL__POR				(0x00)
738 #define TAIKO_A_CDC_TX4_DMIC_CTL			(0x23D)
739 #define TAIKO_A_CDC_TX4_DMIC_CTL__POR				(0x00)
740 #define TAIKO_A_CDC_TX5_DMIC_CTL			(0x245)
741 #define TAIKO_A_CDC_TX5_DMIC_CTL__POR				(0x00)
742 #define TAIKO_A_CDC_TX6_DMIC_CTL			(0x24D)
743 #define TAIKO_A_CDC_TX6_DMIC_CTL__POR				(0x00)
744 #define TAIKO_A_CDC_TX7_DMIC_CTL			(0x255)
745 #define TAIKO_A_CDC_TX7_DMIC_CTL__POR				(0x00)
746 #define TAIKO_A_CDC_TX8_DMIC_CTL			(0x25D)
747 #define TAIKO_A_CDC_TX8_DMIC_CTL__POR				(0x00)
748 #define TAIKO_A_CDC_TX9_DMIC_CTL			(0x265)
749 #define TAIKO_A_CDC_TX9_DMIC_CTL__POR				(0x00)
750 #define TAIKO_A_CDC_TX10_DMIC_CTL			(0x26D)
751 #define TAIKO_A_CDC_TX10_DMIC_CTL__POR				(0x00)
752 #define TAIKO_A_CDC_DEBUG_B1_CTL			(0x278)
753 #define TAIKO_A_CDC_DEBUG_B1_CTL__POR				(0x00)
754 #define TAIKO_A_CDC_DEBUG_B2_CTL			(0x279)
755 #define TAIKO_A_CDC_DEBUG_B2_CTL__POR				(0x00)
756 #define TAIKO_A_CDC_DEBUG_B3_CTL			(0x27A)
757 #define TAIKO_A_CDC_DEBUG_B3_CTL__POR				(0x00)
758 #define TAIKO_A_CDC_DEBUG_B4_CTL			(0x27B)
759 #define TAIKO_A_CDC_DEBUG_B4_CTL__POR				(0x00)
760 #define TAIKO_A_CDC_DEBUG_B5_CTL			(0x27C)
761 #define TAIKO_A_CDC_DEBUG_B5_CTL__POR				(0x00)
762 #define TAIKO_A_CDC_DEBUG_B6_CTL			(0x27D)
763 #define TAIKO_A_CDC_DEBUG_B6_CTL__POR				(0x00)
764 #define TAIKO_A_CDC_DEBUG_B7_CTL			(0x27E)
765 #define TAIKO_A_CDC_DEBUG_B7_CTL__POR				(0x00)
766 #define TAIKO_A_CDC_SRC1_PDA_CFG			(0x2A0)
767 #define TAIKO_A_CDC_SRC1_PDA_CFG__POR				(0x00)
768 #define TAIKO_A_CDC_SRC2_PDA_CFG			(0x2A8)
769 #define TAIKO_A_CDC_SRC2_PDA_CFG__POR				(0x00)
770 #define TAIKO_A_CDC_SRC1_FS_CTL			(0x2A1)
771 #define TAIKO_A_CDC_SRC1_FS_CTL__POR				(0x1B)
772 #define TAIKO_A_CDC_SRC2_FS_CTL			(0x2A9)
773 #define TAIKO_A_CDC_SRC2_FS_CTL__POR				(0x1B)
774 #define TAIKO_A_CDC_RX1_B1_CTL			(0x2B0)
775 #define TAIKO_A_CDC_RX1_B1_CTL__POR				(0x00)
776 #define TAIKO_A_CDC_RX2_B1_CTL			(0x2B8)
777 #define TAIKO_A_CDC_RX2_B1_CTL__POR				(0x00)
778 #define TAIKO_A_CDC_RX3_B1_CTL			(0x2C0)
779 #define TAIKO_A_CDC_RX3_B1_CTL__POR				(0x00)
780 #define TAIKO_A_CDC_RX4_B1_CTL			(0x2C8)
781 #define TAIKO_A_CDC_RX4_B1_CTL__POR				(0x00)
782 #define TAIKO_A_CDC_RX5_B1_CTL			(0x2D0)
783 #define TAIKO_A_CDC_RX5_B1_CTL__POR				(0x00)
784 #define TAIKO_A_CDC_RX6_B1_CTL			(0x2D8)
785 #define TAIKO_A_CDC_RX6_B1_CTL__POR				(0x00)
786 #define TAIKO_A_CDC_RX7_B1_CTL			(0x2E0)
787 #define TAIKO_A_CDC_RX7_B1_CTL__POR				(0x00)
788 #define TAIKO_A_CDC_RX1_B2_CTL			(0x2B1)
789 #define TAIKO_A_CDC_RX1_B2_CTL__POR				(0x00)
790 #define TAIKO_A_CDC_RX2_B2_CTL			(0x2B9)
791 #define TAIKO_A_CDC_RX2_B2_CTL__POR				(0x00)
792 #define TAIKO_A_CDC_RX3_B2_CTL			(0x2C1)
793 #define TAIKO_A_CDC_RX3_B2_CTL__POR				(0x00)
794 #define TAIKO_A_CDC_RX4_B2_CTL			(0x2C9)
795 #define TAIKO_A_CDC_RX4_B2_CTL__POR				(0x00)
796 #define TAIKO_A_CDC_RX5_B2_CTL			(0x2D1)
797 #define TAIKO_A_CDC_RX5_B2_CTL__POR				(0x00)
798 #define TAIKO_A_CDC_RX6_B2_CTL			(0x2D9)
799 #define TAIKO_A_CDC_RX6_B2_CTL__POR				(0x00)
800 #define TAIKO_A_CDC_RX7_B2_CTL			(0x2E1)
801 #define TAIKO_A_CDC_RX7_B2_CTL__POR				(0x00)
802 #define TAIKO_A_CDC_RX1_B3_CTL			(0x2B2)
803 #define TAIKO_A_CDC_RX1_B3_CTL__POR				(0x00)
804 #define TAIKO_A_CDC_RX2_B3_CTL			(0x2BA)
805 #define TAIKO_A_CDC_RX2_B3_CTL__POR				(0x00)
806 #define TAIKO_A_CDC_RX3_B3_CTL			(0x2C2)
807 #define TAIKO_A_CDC_RX3_B3_CTL__POR				(0x00)
808 #define TAIKO_A_CDC_RX4_B3_CTL			(0x2CA)
809 #define TAIKO_A_CDC_RX4_B3_CTL__POR				(0x00)
810 #define TAIKO_A_CDC_RX5_B3_CTL			(0x2D2)
811 #define TAIKO_A_CDC_RX5_B3_CTL__POR				(0x00)
812 #define TAIKO_A_CDC_RX6_B3_CTL			(0x2DA)
813 #define TAIKO_A_CDC_RX6_B3_CTL__POR				(0x00)
814 #define TAIKO_A_CDC_RX7_B3_CTL			(0x2E2)
815 #define TAIKO_A_CDC_RX7_B3_CTL__POR				(0x00)
816 #define TAIKO_A_CDC_RX1_B4_CTL			(0x2B3)
817 #define TAIKO_A_CDC_RX1_B4_CTL__POR				(0x00)
818 #define TAIKO_A_CDC_RX2_B4_CTL			(0x2BB)
819 #define TAIKO_A_CDC_RX2_B4_CTL__POR				(0x00)
820 #define TAIKO_A_CDC_RX3_B4_CTL			(0x2C3)
821 #define TAIKO_A_CDC_RX3_B4_CTL__POR				(0x00)
822 #define TAIKO_A_CDC_RX4_B4_CTL			(0x2CB)
823 #define TAIKO_A_CDC_RX4_B4_CTL__POR				(0x00)
824 #define TAIKO_A_CDC_RX5_B4_CTL			(0x2D3)
825 #define TAIKO_A_CDC_RX5_B4_CTL__POR				(0x00)
826 #define TAIKO_A_CDC_RX6_B4_CTL			(0x2DB)
827 #define TAIKO_A_CDC_RX6_B4_CTL__POR				(0x00)
828 #define TAIKO_A_CDC_RX7_B4_CTL			(0x2E3)
829 #define TAIKO_A_CDC_RX7_B4_CTL__POR				(0x00)
830 #define TAIKO_A_CDC_RX1_B5_CTL			(0x2B4)
831 #define TAIKO_A_CDC_RX1_B5_CTL__POR				(0x78)
832 #define TAIKO_A_CDC_RX2_B5_CTL			(0x2BC)
833 #define TAIKO_A_CDC_RX2_B5_CTL__POR				(0x78)
834 #define TAIKO_A_CDC_RX3_B5_CTL			(0x2C4)
835 #define TAIKO_A_CDC_RX3_B5_CTL__POR				(0x78)
836 #define TAIKO_A_CDC_RX4_B5_CTL			(0x2CC)
837 #define TAIKO_A_CDC_RX4_B5_CTL__POR				(0x78)
838 #define TAIKO_A_CDC_RX5_B5_CTL			(0x2D4)
839 #define TAIKO_A_CDC_RX5_B5_CTL__POR				(0x78)
840 #define TAIKO_A_CDC_RX6_B5_CTL			(0x2DC)
841 #define TAIKO_A_CDC_RX6_B5_CTL__POR				(0x78)
842 #define TAIKO_A_CDC_RX7_B5_CTL			(0x2E4)
843 #define TAIKO_A_CDC_RX7_B5_CTL__POR				(0x78)
844 #define TAIKO_A_CDC_RX1_B6_CTL			(0x2B5)
845 #define TAIKO_A_CDC_RX1_B6_CTL__POR				(0x80)
846 #define TAIKO_A_CDC_RX2_B6_CTL			(0x2BD)
847 #define TAIKO_A_CDC_RX2_B6_CTL__POR				(0x80)
848 #define TAIKO_A_CDC_RX3_B6_CTL			(0x2C5)
849 #define TAIKO_A_CDC_RX3_B6_CTL__POR				(0x80)
850 #define TAIKO_A_CDC_RX4_B6_CTL			(0x2CD)
851 #define TAIKO_A_CDC_RX4_B6_CTL__POR				(0x80)
852 #define TAIKO_A_CDC_RX5_B6_CTL			(0x2D5)
853 #define TAIKO_A_CDC_RX5_B6_CTL__POR				(0x80)
854 #define TAIKO_A_CDC_RX6_B6_CTL			(0x2DD)
855 #define TAIKO_A_CDC_RX6_B6_CTL__POR				(0x80)
856 #define TAIKO_A_CDC_RX7_B6_CTL			(0x2E5)
857 #define TAIKO_A_CDC_RX7_B6_CTL__POR				(0x80)
858 #define TAIKO_A_CDC_RX1_VOL_CTL_B1_CTL			(0x2B6)
859 #define TAIKO_A_CDC_RX1_VOL_CTL_B1_CTL__POR				(0x00)
860 #define TAIKO_A_CDC_RX2_VOL_CTL_B1_CTL			(0x2BE)
861 #define TAIKO_A_CDC_RX2_VOL_CTL_B1_CTL__POR				(0x00)
862 #define TAIKO_A_CDC_RX3_VOL_CTL_B1_CTL			(0x2C6)
863 #define TAIKO_A_CDC_RX3_VOL_CTL_B1_CTL__POR				(0x00)
864 #define TAIKO_A_CDC_RX4_VOL_CTL_B1_CTL			(0x2CE)
865 #define TAIKO_A_CDC_RX4_VOL_CTL_B1_CTL__POR				(0x00)
866 #define TAIKO_A_CDC_RX5_VOL_CTL_B1_CTL			(0x2D6)
867 #define TAIKO_A_CDC_RX5_VOL_CTL_B1_CTL__POR				(0x00)
868 #define TAIKO_A_CDC_RX6_VOL_CTL_B1_CTL			(0x2DE)
869 #define TAIKO_A_CDC_RX6_VOL_CTL_B1_CTL__POR				(0x00)
870 #define TAIKO_A_CDC_RX7_VOL_CTL_B1_CTL			(0x2E6)
871 #define TAIKO_A_CDC_RX7_VOL_CTL_B1_CTL__POR				(0x00)
872 #define TAIKO_A_CDC_RX1_VOL_CTL_B2_CTL			(0x2B7)
873 #define TAIKO_A_CDC_RX1_VOL_CTL_B2_CTL__POR				(0x00)
874 #define TAIKO_A_CDC_RX2_VOL_CTL_B2_CTL			(0x2BF)
875 #define TAIKO_A_CDC_RX2_VOL_CTL_B2_CTL__POR				(0x00)
876 #define TAIKO_A_CDC_RX3_VOL_CTL_B2_CTL			(0x2C7)
877 #define TAIKO_A_CDC_RX3_VOL_CTL_B2_CTL__POR				(0x00)
878 #define TAIKO_A_CDC_RX4_VOL_CTL_B2_CTL			(0x2CF)
879 #define TAIKO_A_CDC_RX4_VOL_CTL_B2_CTL__POR				(0x00)
880 #define TAIKO_A_CDC_RX5_VOL_CTL_B2_CTL			(0x2D7)
881 #define TAIKO_A_CDC_RX5_VOL_CTL_B2_CTL__POR				(0x00)
882 #define TAIKO_A_CDC_RX6_VOL_CTL_B2_CTL			(0x2DF)
883 #define TAIKO_A_CDC_RX6_VOL_CTL_B2_CTL__POR				(0x00)
884 #define TAIKO_A_CDC_RX7_VOL_CTL_B2_CTL			(0x2E7)
885 #define TAIKO_A_CDC_RX7_VOL_CTL_B2_CTL__POR				(0x00)
886 #define TAIKO_A_CDC_VBAT_CFG			(0x2E8)
887 #define TAIKO_A_CDC_VBAT_CFG__POR				(0x1A)
888 #define TAIKO_A_CDC_VBAT_ADC_CAL1			(0x2E9)
889 #define TAIKO_A_CDC_VBAT_ADC_CAL1__POR				(0x00)
890 #define TAIKO_A_CDC_VBAT_ADC_CAL2			(0x2EA)
891 #define TAIKO_A_CDC_VBAT_ADC_CAL2__POR				(0x00)
892 #define TAIKO_A_CDC_VBAT_ADC_CAL3			(0x2EB)
893 #define TAIKO_A_CDC_VBAT_ADC_CAL3__POR				(0x04)
894 #define TAIKO_A_CDC_VBAT_PK_EST1			(0x2EC)
895 #define TAIKO_A_CDC_VBAT_PK_EST1__POR				(0xE0)
896 #define TAIKO_A_CDC_VBAT_PK_EST2			(0x2ED)
897 #define TAIKO_A_CDC_VBAT_PK_EST2__POR				(0x01)
898 #define TAIKO_A_CDC_VBAT_PK_EST3			(0x2EE)
899 #define TAIKO_A_CDC_VBAT_PK_EST3__POR				(0x40)
900 #define TAIKO_A_CDC_VBAT_RF_PROC1			(0x2EF)
901 #define TAIKO_A_CDC_VBAT_RF_PROC1__POR				(0x2A)
902 #define TAIKO_A_CDC_VBAT_RF_PROC2			(0x2F0)
903 #define TAIKO_A_CDC_VBAT_RF_PROC2__POR				(0x86)
904 #define TAIKO_A_CDC_VBAT_TAC1			(0x2F1)
905 #define TAIKO_A_CDC_VBAT_TAC1__POR				(0x70)
906 #define TAIKO_A_CDC_VBAT_TAC2			(0x2F2)
907 #define TAIKO_A_CDC_VBAT_TAC2__POR				(0x18)
908 #define TAIKO_A_CDC_VBAT_TAC3			(0x2F3)
909 #define TAIKO_A_CDC_VBAT_TAC3__POR				(0x18)
910 #define TAIKO_A_CDC_VBAT_TAC4			(0x2F4)
911 #define TAIKO_A_CDC_VBAT_TAC4__POR				(0x03)
912 #define TAIKO_A_CDC_VBAT_GAIN_UPD1			(0x2F5)
913 #define TAIKO_A_CDC_VBAT_GAIN_UPD1__POR				(0x01)
914 #define TAIKO_A_CDC_VBAT_GAIN_UPD2			(0x2F6)
915 #define TAIKO_A_CDC_VBAT_GAIN_UPD2__POR				(0x00)
916 #define TAIKO_A_CDC_VBAT_GAIN_UPD3			(0x2F7)
917 #define TAIKO_A_CDC_VBAT_GAIN_UPD3__POR				(0x64)
918 #define TAIKO_A_CDC_VBAT_GAIN_UPD4			(0x2F8)
919 #define TAIKO_A_CDC_VBAT_GAIN_UPD4__POR				(0x01)
920 #define TAIKO_A_CDC_VBAT_DEBUG1			(0x2F9)
921 #define TAIKO_A_CDC_VBAT_DEBUG1__POR				(0x00)
922 #define TAIKO_A_CDC_CLK_ANC_RESET_CTL			(0x300)
923 #define TAIKO_A_CDC_CLK_ANC_RESET_CTL__POR				(0x00)
924 #define TAIKO_A_CDC_CLK_RX_RESET_CTL			(0x301)
925 #define TAIKO_A_CDC_CLK_RX_RESET_CTL__POR				(0x00)
926 #define TAIKO_A_CDC_CLK_TX_RESET_B1_CTL			(0x302)
927 #define TAIKO_A_CDC_CLK_TX_RESET_B1_CTL__POR				(0x00)
928 #define TAIKO_A_CDC_CLK_TX_RESET_B2_CTL			(0x303)
929 #define TAIKO_A_CDC_CLK_TX_RESET_B2_CTL__POR				(0x00)
930 #define TAIKO_A_CDC_CLK_DMIC_B1_CTL			(0x304)
931 #define TAIKO_A_CDC_CLK_DMIC_B1_CTL__POR				(0x00)
932 #define TAIKO_A_CDC_CLK_DMIC_B2_CTL			(0x305)
933 #define TAIKO_A_CDC_CLK_DMIC_B2_CTL__POR				(0x00)
934 #define TAIKO_A_CDC_CLK_RX_I2S_CTL			(0x306)
935 #define TAIKO_A_CDC_CLK_RX_I2S_CTL__POR				(0x03)
936 #define TAIKO_A_CDC_CLK_TX_I2S_CTL			(0x307)
937 #define TAIKO_A_CDC_CLK_TX_I2S_CTL__POR				(0x03)
938 #define TAIKO_A_CDC_CLK_OTHR_RESET_B1_CTL			(0x308)
939 #define TAIKO_A_CDC_CLK_OTHR_RESET_B1_CTL__POR				(0x00)
940 #define TAIKO_A_CDC_CLK_OTHR_RESET_B2_CTL			(0x309)
941 #define TAIKO_A_CDC_CLK_OTHR_RESET_B2_CTL__POR				(0x00)
942 #define TAIKO_A_CDC_CLK_TX_CLK_EN_B1_CTL			(0x30A)
943 #define TAIKO_A_CDC_CLK_TX_CLK_EN_B1_CTL__POR				(0x00)
944 #define TAIKO_A_CDC_CLK_TX_CLK_EN_B2_CTL			(0x30B)
945 #define TAIKO_A_CDC_CLK_TX_CLK_EN_B2_CTL__POR				(0x00)
946 #define TAIKO_A_CDC_CLK_OTHR_CTL			(0x30C)
947 #define TAIKO_A_CDC_CLK_OTHR_CTL__POR				(0x00)
948 #define TAIKO_A_CDC_CLK_RDAC_CLK_EN_CTL			(0x30D)
949 #define TAIKO_A_CDC_CLK_RDAC_CLK_EN_CTL__POR				(0x00)
950 #define TAIKO_A_CDC_CLK_ANC_CLK_EN_CTL			(0x30E)
951 #define TAIKO_A_CDC_CLK_ANC_CLK_EN_CTL__POR				(0x00)
952 #define TAIKO_A_CDC_CLK_RX_B1_CTL			(0x30F)
953 #define TAIKO_A_CDC_CLK_RX_B1_CTL__POR				(0x00)
954 #define TAIKO_A_CDC_CLK_RX_B2_CTL			(0x310)
955 #define TAIKO_A_CDC_CLK_RX_B2_CTL__POR				(0x00)
956 #define TAIKO_A_CDC_CLK_MCLK_CTL			(0x311)
957 #define TAIKO_A_CDC_CLK_MCLK_CTL__POR				(0x00)
958 #define TAIKO_A_CDC_CLK_PDM_CTL			(0x312)
959 #define TAIKO_A_CDC_CLK_PDM_CTL__POR				(0x00)
960 #define TAIKO_A_CDC_CLK_SD_CTL			(0x313)
961 #define TAIKO_A_CDC_CLK_SD_CTL__POR				(0x00)
962 #define TAIKO_A_CDC_CLK_POWER_CTL			(0x314)
963 #define TAIKO_A_CDC_CLK_POWER_CTL__POR				(0x00)
964 #define TAIKO_A_CDC_CLSH_B1_CTL			(0x320)
965 #define TAIKO_A_CDC_CLSH_B1_CTL__POR				(0xE4)
966 #define TAIKO_A_CDC_CLSH_B2_CTL			(0x321)
967 #define TAIKO_A_CDC_CLSH_B2_CTL__POR				(0x00)
968 #define TAIKO_A_CDC_CLSH_B3_CTL			(0x322)
969 #define TAIKO_A_CDC_CLSH_B3_CTL__POR				(0x00)
970 #define TAIKO_A_CDC_CLSH_BUCK_NCP_VARS			(0x323)
971 #define TAIKO_A_CDC_CLSH_BUCK_NCP_VARS__POR				(0x00)
972 #define TAIKO_A_CDC_CLSH_IDLE_HPH_THSD			(0x324)
973 #define TAIKO_A_CDC_CLSH_IDLE_HPH_THSD__POR				(0x12)
974 #define TAIKO_A_CDC_CLSH_IDLE_EAR_THSD			(0x325)
975 #define TAIKO_A_CDC_CLSH_IDLE_EAR_THSD__POR				(0x0C)
976 #define TAIKO_A_CDC_CLSH_FCLKONLY_HPH_THSD			(0x326)
977 #define TAIKO_A_CDC_CLSH_FCLKONLY_HPH_THSD__POR				(0x18)
978 #define TAIKO_A_CDC_CLSH_FCLKONLY_EAR_THSD			(0x327)
979 #define TAIKO_A_CDC_CLSH_FCLKONLY_EAR_THSD__POR				(0x23)
980 #define TAIKO_A_CDC_CLSH_K_ADDR			(0x328)
981 #define TAIKO_A_CDC_CLSH_K_ADDR__POR				(0x00)
982 #define TAIKO_A_CDC_CLSH_K_DATA			(0x329)
983 #define TAIKO_A_CDC_CLSH_K_DATA__POR				(0xA4)
984 #define TAIKO_A_CDC_CLSH_I_PA_FACT_HPH_L			(0x32A)
985 #define TAIKO_A_CDC_CLSH_I_PA_FACT_HPH_L__POR				(0xD7)
986 #define TAIKO_A_CDC_CLSH_I_PA_FACT_HPH_U			(0x32B)
987 #define TAIKO_A_CDC_CLSH_I_PA_FACT_HPH_U__POR				(0x05)
988 #define TAIKO_A_CDC_CLSH_I_PA_FACT_EAR_L			(0x32C)
989 #define TAIKO_A_CDC_CLSH_I_PA_FACT_EAR_L__POR				(0x60)
990 #define TAIKO_A_CDC_CLSH_I_PA_FACT_EAR_U			(0x32D)
991 #define TAIKO_A_CDC_CLSH_I_PA_FACT_EAR_U__POR				(0x09)
992 #define TAIKO_A_CDC_CLSH_V_PA_HD_EAR			(0x32E)
993 #define TAIKO_A_CDC_CLSH_V_PA_HD_EAR__POR				(0x00)
994 #define TAIKO_A_CDC_CLSH_V_PA_HD_HPH			(0x32F)
995 #define TAIKO_A_CDC_CLSH_V_PA_HD_HPH__POR				(0x00)
996 #define TAIKO_A_CDC_CLSH_V_PA_MIN_EAR			(0x330)
997 #define TAIKO_A_CDC_CLSH_V_PA_MIN_EAR__POR				(0x00)
998 #define TAIKO_A_CDC_CLSH_V_PA_MIN_HPH			(0x331)
999 #define TAIKO_A_CDC_CLSH_V_PA_MIN_HPH__POR				(0x00)
1000 #define TAIKO_A_CDC_IIR1_GAIN_B1_CTL			(0x340)
1001 #define TAIKO_A_CDC_IIR1_GAIN_B1_CTL__POR				(0x00)
1002 #define TAIKO_A_CDC_IIR2_GAIN_B1_CTL			(0x350)
1003 #define TAIKO_A_CDC_IIR2_GAIN_B1_CTL__POR				(0x00)
1004 #define TAIKO_A_CDC_IIR1_GAIN_B2_CTL			(0x341)
1005 #define TAIKO_A_CDC_IIR1_GAIN_B2_CTL__POR				(0x00)
1006 #define TAIKO_A_CDC_IIR2_GAIN_B2_CTL			(0x351)
1007 #define TAIKO_A_CDC_IIR2_GAIN_B2_CTL__POR				(0x00)
1008 #define TAIKO_A_CDC_IIR1_GAIN_B3_CTL			(0x342)
1009 #define TAIKO_A_CDC_IIR1_GAIN_B3_CTL__POR				(0x00)
1010 #define TAIKO_A_CDC_IIR2_GAIN_B3_CTL			(0x352)
1011 #define TAIKO_A_CDC_IIR2_GAIN_B3_CTL__POR				(0x00)
1012 #define TAIKO_A_CDC_IIR1_GAIN_B4_CTL			(0x343)
1013 #define TAIKO_A_CDC_IIR1_GAIN_B4_CTL__POR				(0x00)
1014 #define TAIKO_A_CDC_IIR2_GAIN_B4_CTL			(0x353)
1015 #define TAIKO_A_CDC_IIR2_GAIN_B4_CTL__POR				(0x00)
1016 #define TAIKO_A_CDC_IIR1_GAIN_B5_CTL			(0x344)
1017 #define TAIKO_A_CDC_IIR1_GAIN_B5_CTL__POR				(0x00)
1018 #define TAIKO_A_CDC_IIR2_GAIN_B5_CTL			(0x354)
1019 #define TAIKO_A_CDC_IIR2_GAIN_B5_CTL__POR				(0x00)
1020 #define TAIKO_A_CDC_IIR1_GAIN_B6_CTL			(0x345)
1021 #define TAIKO_A_CDC_IIR1_GAIN_B6_CTL__POR				(0x00)
1022 #define TAIKO_A_CDC_IIR2_GAIN_B6_CTL			(0x355)
1023 #define TAIKO_A_CDC_IIR2_GAIN_B6_CTL__POR				(0x00)
1024 #define TAIKO_A_CDC_IIR1_GAIN_B7_CTL			(0x346)
1025 #define TAIKO_A_CDC_IIR1_GAIN_B7_CTL__POR				(0x00)
1026 #define TAIKO_A_CDC_IIR2_GAIN_B7_CTL			(0x356)
1027 #define TAIKO_A_CDC_IIR2_GAIN_B7_CTL__POR				(0x00)
1028 #define TAIKO_A_CDC_IIR1_GAIN_B8_CTL			(0x347)
1029 #define TAIKO_A_CDC_IIR1_GAIN_B8_CTL__POR				(0x00)
1030 #define TAIKO_A_CDC_IIR2_GAIN_B8_CTL			(0x357)
1031 #define TAIKO_A_CDC_IIR2_GAIN_B8_CTL__POR				(0x00)
1032 #define TAIKO_A_CDC_IIR1_CTL			(0x348)
1033 #define TAIKO_A_CDC_IIR1_CTL__POR				(0x40)
1034 #define TAIKO_A_CDC_IIR2_CTL			(0x358)
1035 #define TAIKO_A_CDC_IIR2_CTL__POR				(0x40)
1036 #define TAIKO_A_CDC_IIR1_GAIN_TIMER_CTL			(0x349)
1037 #define TAIKO_A_CDC_IIR1_GAIN_TIMER_CTL__POR				(0x00)
1038 #define TAIKO_A_CDC_IIR2_GAIN_TIMER_CTL			(0x359)
1039 #define TAIKO_A_CDC_IIR2_GAIN_TIMER_CTL__POR				(0x00)
1040 #define TAIKO_A_CDC_IIR1_COEF_B1_CTL			(0x34A)
1041 #define TAIKO_A_CDC_IIR1_COEF_B1_CTL__POR				(0x00)
1042 #define TAIKO_A_CDC_IIR2_COEF_B1_CTL			(0x35A)
1043 #define TAIKO_A_CDC_IIR2_COEF_B1_CTL__POR				(0x00)
1044 #define TAIKO_A_CDC_IIR1_COEF_B2_CTL			(0x34B)
1045 #define TAIKO_A_CDC_IIR1_COEF_B2_CTL__POR				(0x00)
1046 #define TAIKO_A_CDC_IIR2_COEF_B2_CTL			(0x35B)
1047 #define TAIKO_A_CDC_IIR2_COEF_B2_CTL__POR				(0x00)
1048 #define TAIKO_A_CDC_TOP_GAIN_UPDATE			(0x360)
1049 #define TAIKO_A_CDC_TOP_GAIN_UPDATE__POR				(0x00)
1050 #define TAIKO_A_CDC_COMP0_B1_CTL			(0x368)
1051 #define TAIKO_A_CDC_COMP0_B1_CTL__POR				(0x30)
1052 #define TAIKO_A_CDC_COMP1_B1_CTL			(0x370)
1053 #define TAIKO_A_CDC_COMP1_B1_CTL__POR				(0x30)
1054 #define TAIKO_A_CDC_COMP2_B1_CTL			(0x378)
1055 #define TAIKO_A_CDC_COMP2_B1_CTL__POR				(0x30)
1056 #define TAIKO_A_CDC_COMP0_B2_CTL			(0x369)
1057 #define TAIKO_A_CDC_COMP0_B2_CTL__POR				(0xB5)
1058 #define TAIKO_A_CDC_COMP1_B2_CTL			(0x371)
1059 #define TAIKO_A_CDC_COMP1_B2_CTL__POR				(0xB5)
1060 #define TAIKO_A_CDC_COMP2_B2_CTL			(0x379)
1061 #define TAIKO_A_CDC_COMP2_B2_CTL__POR				(0xB5)
1062 #define TAIKO_A_CDC_COMP0_B3_CTL			(0x36A)
1063 #define TAIKO_A_CDC_COMP0_B3_CTL__POR				(0x28)
1064 #define TAIKO_A_CDC_COMP1_B3_CTL			(0x372)
1065 #define TAIKO_A_CDC_COMP1_B3_CTL__POR				(0x28)
1066 #define TAIKO_A_CDC_COMP2_B3_CTL			(0x37A)
1067 #define TAIKO_A_CDC_COMP2_B3_CTL__POR				(0x28)
1068 #define TAIKO_A_CDC_COMP0_B4_CTL			(0x36B)
1069 #define TAIKO_A_CDC_COMP0_B4_CTL__POR				(0x3C)
1070 #define TAIKO_A_CDC_COMP1_B4_CTL			(0x373)
1071 #define TAIKO_A_CDC_COMP1_B4_CTL__POR				(0x3C)
1072 #define TAIKO_A_CDC_COMP2_B4_CTL			(0x37B)
1073 #define TAIKO_A_CDC_COMP2_B4_CTL__POR				(0x3C)
1074 #define TAIKO_A_CDC_COMP0_B5_CTL			(0x36C)
1075 #define TAIKO_A_CDC_COMP0_B5_CTL__POR				(0x1F)
1076 #define TAIKO_A_CDC_COMP1_B5_CTL			(0x374)
1077 #define TAIKO_A_CDC_COMP1_B5_CTL__POR				(0x1F)
1078 #define TAIKO_A_CDC_COMP2_B5_CTL			(0x37C)
1079 #define TAIKO_A_CDC_COMP2_B5_CTL__POR				(0x1F)
1080 #define TAIKO_A_CDC_COMP0_B6_CTL			(0x36D)
1081 #define TAIKO_A_CDC_COMP0_B6_CTL__POR				(0x00)
1082 #define TAIKO_A_CDC_COMP1_B6_CTL			(0x375)
1083 #define TAIKO_A_CDC_COMP1_B6_CTL__POR				(0x00)
1084 #define TAIKO_A_CDC_COMP2_B6_CTL			(0x37D)
1085 #define TAIKO_A_CDC_COMP2_B6_CTL__POR				(0x00)
1086 #define TAIKO_A_CDC_COMP0_SHUT_DOWN_STATUS			(0x36E)
1087 #define TAIKO_A_CDC_COMP0_SHUT_DOWN_STATUS__POR				(0x03)
1088 #define TAIKO_A_CDC_COMP1_SHUT_DOWN_STATUS			(0x376)
1089 #define TAIKO_A_CDC_COMP1_SHUT_DOWN_STATUS__POR				(0x03)
1090 #define TAIKO_A_CDC_COMP2_SHUT_DOWN_STATUS			(0x37E)
1091 #define TAIKO_A_CDC_COMP2_SHUT_DOWN_STATUS__POR				(0x03)
1092 #define TAIKO_A_CDC_COMP0_FS_CFG			(0x36F)
1093 #define TAIKO_A_CDC_COMP0_FS_CFG__POR				(0x03)
1094 #define TAIKO_A_CDC_COMP1_FS_CFG			(0x377)
1095 #define TAIKO_A_CDC_COMP1_FS_CFG__POR				(0x03)
1096 #define TAIKO_A_CDC_COMP2_FS_CFG			(0x37F)
1097 #define TAIKO_A_CDC_COMP2_FS_CFG__POR				(0x03)
1098 #define TAIKO_A_CDC_CONN_RX1_B1_CTL			(0x380)
1099 #define TAIKO_A_CDC_CONN_RX1_B1_CTL__POR				(0x00)
1100 #define TAIKO_A_CDC_CONN_RX1_B2_CTL			(0x381)
1101 #define TAIKO_A_CDC_CONN_RX1_B2_CTL__POR				(0x00)
1102 #define TAIKO_A_CDC_CONN_RX1_B3_CTL			(0x382)
1103 #define TAIKO_A_CDC_CONN_RX1_B3_CTL__POR				(0x00)
1104 #define TAIKO_A_CDC_CONN_RX2_B1_CTL			(0x383)
1105 #define TAIKO_A_CDC_CONN_RX2_B1_CTL__POR				(0x00)
1106 #define TAIKO_A_CDC_CONN_RX2_B2_CTL			(0x384)
1107 #define TAIKO_A_CDC_CONN_RX2_B2_CTL__POR				(0x00)
1108 #define TAIKO_A_CDC_CONN_RX2_B3_CTL			(0x385)
1109 #define TAIKO_A_CDC_CONN_RX2_B3_CTL__POR				(0x00)
1110 #define TAIKO_A_CDC_CONN_RX3_B1_CTL			(0x386)
1111 #define TAIKO_A_CDC_CONN_RX3_B1_CTL__POR				(0x00)
1112 #define TAIKO_A_CDC_CONN_RX3_B2_CTL			(0x387)
1113 #define TAIKO_A_CDC_CONN_RX3_B2_CTL__POR				(0x00)
1114 #define TAIKO_A_CDC_CONN_RX4_B1_CTL			(0x388)
1115 #define TAIKO_A_CDC_CONN_RX4_B1_CTL__POR				(0x00)
1116 #define TAIKO_A_CDC_CONN_RX4_B2_CTL			(0x389)
1117 #define TAIKO_A_CDC_CONN_RX4_B2_CTL__POR				(0x00)
1118 #define TAIKO_A_CDC_CONN_RX5_B1_CTL			(0x38A)
1119 #define TAIKO_A_CDC_CONN_RX5_B1_CTL__POR				(0x00)
1120 #define TAIKO_A_CDC_CONN_RX5_B2_CTL			(0x38B)
1121 #define TAIKO_A_CDC_CONN_RX5_B2_CTL__POR				(0x00)
1122 #define TAIKO_A_CDC_CONN_RX6_B1_CTL			(0x38C)
1123 #define TAIKO_A_CDC_CONN_RX6_B1_CTL__POR				(0x00)
1124 #define TAIKO_A_CDC_CONN_RX6_B2_CTL			(0x38D)
1125 #define TAIKO_A_CDC_CONN_RX6_B2_CTL__POR				(0x00)
1126 #define TAIKO_A_CDC_CONN_RX7_B1_CTL			(0x38E)
1127 #define TAIKO_A_CDC_CONN_RX7_B1_CTL__POR				(0x00)
1128 #define TAIKO_A_CDC_CONN_RX7_B2_CTL			(0x38F)
1129 #define TAIKO_A_CDC_CONN_RX7_B2_CTL__POR				(0x00)
1130 #define TAIKO_A_CDC_CONN_RX7_B3_CTL			(0x390)
1131 #define TAIKO_A_CDC_CONN_RX7_B3_CTL__POR				(0x00)
1132 #define TAIKO_A_CDC_CONN_ANC_B1_CTL			(0x391)
1133 #define TAIKO_A_CDC_CONN_ANC_B1_CTL__POR				(0x00)
1134 #define TAIKO_A_CDC_CONN_ANC_B2_CTL			(0x392)
1135 #define TAIKO_A_CDC_CONN_ANC_B2_CTL__POR				(0x00)
1136 #define TAIKO_A_CDC_CONN_TX_B1_CTL			(0x393)
1137 #define TAIKO_A_CDC_CONN_TX_B1_CTL__POR				(0x00)
1138 #define TAIKO_A_CDC_CONN_TX_B2_CTL			(0x394)
1139 #define TAIKO_A_CDC_CONN_TX_B2_CTL__POR				(0x00)
1140 #define TAIKO_A_CDC_CONN_TX_B3_CTL			(0x395)
1141 #define TAIKO_A_CDC_CONN_TX_B3_CTL__POR				(0x00)
1142 #define TAIKO_A_CDC_CONN_TX_B4_CTL			(0x396)
1143 #define TAIKO_A_CDC_CONN_TX_B4_CTL__POR				(0x00)
1144 #define TAIKO_A_CDC_CONN_EQ1_B1_CTL			(0x397)
1145 #define TAIKO_A_CDC_CONN_EQ1_B1_CTL__POR				(0x00)
1146 #define TAIKO_A_CDC_CONN_EQ1_B2_CTL			(0x398)
1147 #define TAIKO_A_CDC_CONN_EQ1_B2_CTL__POR				(0x00)
1148 #define TAIKO_A_CDC_CONN_EQ1_B3_CTL			(0x399)
1149 #define TAIKO_A_CDC_CONN_EQ1_B3_CTL__POR				(0x00)
1150 #define TAIKO_A_CDC_CONN_EQ1_B4_CTL			(0x39A)
1151 #define TAIKO_A_CDC_CONN_EQ1_B4_CTL__POR				(0x00)
1152 #define TAIKO_A_CDC_CONN_EQ2_B1_CTL			(0x39B)
1153 #define TAIKO_A_CDC_CONN_EQ2_B1_CTL__POR				(0x00)
1154 #define TAIKO_A_CDC_CONN_EQ2_B2_CTL			(0x39C)
1155 #define TAIKO_A_CDC_CONN_EQ2_B2_CTL__POR				(0x00)
1156 #define TAIKO_A_CDC_CONN_EQ2_B3_CTL			(0x39D)
1157 #define TAIKO_A_CDC_CONN_EQ2_B3_CTL__POR				(0x00)
1158 #define TAIKO_A_CDC_CONN_EQ2_B4_CTL			(0x39E)
1159 #define TAIKO_A_CDC_CONN_EQ2_B4_CTL__POR				(0x00)
1160 #define TAIKO_A_CDC_CONN_SRC1_B1_CTL			(0x39F)
1161 #define TAIKO_A_CDC_CONN_SRC1_B1_CTL__POR				(0x00)
1162 #define TAIKO_A_CDC_CONN_SRC1_B2_CTL			(0x3A0)
1163 #define TAIKO_A_CDC_CONN_SRC1_B2_CTL__POR				(0x00)
1164 #define TAIKO_A_CDC_CONN_SRC2_B1_CTL			(0x3A1)
1165 #define TAIKO_A_CDC_CONN_SRC2_B1_CTL__POR				(0x00)
1166 #define TAIKO_A_CDC_CONN_SRC2_B2_CTL			(0x3A2)
1167 #define TAIKO_A_CDC_CONN_SRC2_B2_CTL__POR				(0x00)
1168 #define TAIKO_A_CDC_CONN_TX_SB_B1_CTL			(0x3A3)
1169 #define TAIKO_A_CDC_CONN_TX_SB_B1_CTL__POR				(0x00)
1170 #define TAIKO_A_CDC_CONN_TX_SB_B2_CTL			(0x3A4)
1171 #define TAIKO_A_CDC_CONN_TX_SB_B2_CTL__POR				(0x00)
1172 #define TAIKO_A_CDC_CONN_TX_SB_B3_CTL			(0x3A5)
1173 #define TAIKO_A_CDC_CONN_TX_SB_B3_CTL__POR				(0x00)
1174 #define TAIKO_A_CDC_CONN_TX_SB_B4_CTL			(0x3A6)
1175 #define TAIKO_A_CDC_CONN_TX_SB_B4_CTL__POR				(0x00)
1176 #define TAIKO_A_CDC_CONN_TX_SB_B5_CTL			(0x3A7)
1177 #define TAIKO_A_CDC_CONN_TX_SB_B5_CTL__POR				(0x00)
1178 #define TAIKO_A_CDC_CONN_TX_SB_B6_CTL			(0x3A8)
1179 #define TAIKO_A_CDC_CONN_TX_SB_B6_CTL__POR				(0x00)
1180 #define TAIKO_A_CDC_CONN_TX_SB_B7_CTL			(0x3A9)
1181 #define TAIKO_A_CDC_CONN_TX_SB_B7_CTL__POR				(0x00)
1182 #define TAIKO_A_CDC_CONN_TX_SB_B8_CTL			(0x3AA)
1183 #define TAIKO_A_CDC_CONN_TX_SB_B8_CTL__POR				(0x00)
1184 #define TAIKO_A_CDC_CONN_TX_SB_B9_CTL			(0x3AB)
1185 #define TAIKO_A_CDC_CONN_TX_SB_B9_CTL__POR				(0x00)
1186 #define TAIKO_A_CDC_CONN_TX_SB_B10_CTL			(0x3AC)
1187 #define TAIKO_A_CDC_CONN_TX_SB_B10_CTL__POR				(0x00)
1188 #define TAIKO_A_CDC_CONN_TX_SB_B11_CTL			(0x3AD)
1189 #define TAIKO_A_CDC_CONN_TX_SB_B11_CTL__POR				(0x00)
1190 #define TAIKO_A_CDC_CONN_RX_SB_B1_CTL			(0x3AE)
1191 #define TAIKO_A_CDC_CONN_RX_SB_B1_CTL__POR				(0x00)
1192 #define TAIKO_A_CDC_CONN_RX_SB_B2_CTL			(0x3AF)
1193 #define TAIKO_A_CDC_CONN_RX_SB_B2_CTL__POR				(0x00)
1194 #define TAIKO_A_CDC_CONN_CLSH_CTL			(0x3B0)
1195 #define TAIKO_A_CDC_CONN_CLSH_CTL__POR				(0x00)
1196 #define TAIKO_A_CDC_CONN_MISC			(0x3B1)
1197 #define TAIKO_A_CDC_CONN_MISC__POR				(0x01)
1198 #define TAIKO_A_CDC_CONN_MAD			(0x3B2)
1199 #define TAIKO_A_CDC_CONN_MAD__POR				(0x01)
1200 #define TAIKO_A_CDC_MBHC_EN_CTL			(0x3C0)
1201 #define TAIKO_A_CDC_MBHC_EN_CTL__POR				(0x00)
1202 #define TAIKO_A_CDC_MBHC_FIR_B1_CFG			(0x3C1)
1203 #define TAIKO_A_CDC_MBHC_FIR_B1_CFG__POR				(0x00)
1204 #define TAIKO_A_CDC_MBHC_FIR_B2_CFG			(0x3C2)
1205 #define TAIKO_A_CDC_MBHC_FIR_B2_CFG__POR				(0x06)
1206 #define TAIKO_A_CDC_MBHC_TIMER_B1_CTL			(0x3C3)
1207 #define TAIKO_A_CDC_MBHC_TIMER_B1_CTL__POR				(0x03)
1208 #define TAIKO_A_CDC_MBHC_TIMER_B2_CTL			(0x3C4)
1209 #define TAIKO_A_CDC_MBHC_TIMER_B2_CTL__POR				(0x09)
1210 #define TAIKO_A_CDC_MBHC_TIMER_B3_CTL			(0x3C5)
1211 #define TAIKO_A_CDC_MBHC_TIMER_B3_CTL__POR				(0x1E)
1212 #define TAIKO_A_CDC_MBHC_TIMER_B4_CTL			(0x3C6)
1213 #define TAIKO_A_CDC_MBHC_TIMER_B4_CTL__POR				(0x45)
1214 #define TAIKO_A_CDC_MBHC_TIMER_B5_CTL			(0x3C7)
1215 #define TAIKO_A_CDC_MBHC_TIMER_B5_CTL__POR				(0x04)
1216 #define TAIKO_A_CDC_MBHC_TIMER_B6_CTL			(0x3C8)
1217 #define TAIKO_A_CDC_MBHC_TIMER_B6_CTL__POR				(0x78)
1218 #define TAIKO_A_CDC_MBHC_B1_STATUS			(0x3C9)
1219 #define TAIKO_A_CDC_MBHC_B1_STATUS__POR				(0x00)
1220 #define TAIKO_A_CDC_MBHC_B2_STATUS			(0x3CA)
1221 #define TAIKO_A_CDC_MBHC_B2_STATUS__POR				(0x00)
1222 #define TAIKO_A_CDC_MBHC_B3_STATUS			(0x3CB)
1223 #define TAIKO_A_CDC_MBHC_B3_STATUS__POR				(0x00)
1224 #define TAIKO_A_CDC_MBHC_B4_STATUS			(0x3CC)
1225 #define TAIKO_A_CDC_MBHC_B4_STATUS__POR				(0x00)
1226 #define TAIKO_A_CDC_MBHC_B5_STATUS			(0x3CD)
1227 #define TAIKO_A_CDC_MBHC_B5_STATUS__POR				(0x00)
1228 #define TAIKO_A_CDC_MBHC_B1_CTL			(0x3CE)
1229 #define TAIKO_A_CDC_MBHC_B1_CTL__POR				(0xC0)
1230 #define TAIKO_A_CDC_MBHC_B2_CTL			(0x3CF)
1231 #define TAIKO_A_CDC_MBHC_B2_CTL__POR				(0x5D)
1232 #define TAIKO_A_CDC_MBHC_VOLT_B1_CTL			(0x3D0)
1233 #define TAIKO_A_CDC_MBHC_VOLT_B1_CTL__POR				(0x00)
1234 #define TAIKO_A_CDC_MBHC_VOLT_B2_CTL			(0x3D1)
1235 #define TAIKO_A_CDC_MBHC_VOLT_B2_CTL__POR				(0x00)
1236 #define TAIKO_A_CDC_MBHC_VOLT_B3_CTL			(0x3D2)
1237 #define TAIKO_A_CDC_MBHC_VOLT_B3_CTL__POR				(0x00)
1238 #define TAIKO_A_CDC_MBHC_VOLT_B4_CTL			(0x3D3)
1239 #define TAIKO_A_CDC_MBHC_VOLT_B4_CTL__POR				(0x00)
1240 #define TAIKO_A_CDC_MBHC_VOLT_B5_CTL			(0x3D4)
1241 #define TAIKO_A_CDC_MBHC_VOLT_B5_CTL__POR				(0x00)
1242 #define TAIKO_A_CDC_MBHC_VOLT_B6_CTL			(0x3D5)
1243 #define TAIKO_A_CDC_MBHC_VOLT_B6_CTL__POR				(0x00)
1244 #define TAIKO_A_CDC_MBHC_VOLT_B7_CTL			(0x3D6)
1245 #define TAIKO_A_CDC_MBHC_VOLT_B7_CTL__POR				(0xFF)
1246 #define TAIKO_A_CDC_MBHC_VOLT_B8_CTL			(0x3D7)
1247 #define TAIKO_A_CDC_MBHC_VOLT_B8_CTL__POR				(0x07)
1248 #define TAIKO_A_CDC_MBHC_VOLT_B9_CTL			(0x3D8)
1249 #define TAIKO_A_CDC_MBHC_VOLT_B9_CTL__POR				(0xFF)
1250 #define TAIKO_A_CDC_MBHC_VOLT_B10_CTL			(0x3D9)
1251 #define TAIKO_A_CDC_MBHC_VOLT_B10_CTL__POR				(0x7F)
1252 #define TAIKO_A_CDC_MBHC_VOLT_B11_CTL			(0x3DA)
1253 #define TAIKO_A_CDC_MBHC_VOLT_B11_CTL__POR				(0x00)
1254 #define TAIKO_A_CDC_MBHC_VOLT_B12_CTL			(0x3DB)
1255 #define TAIKO_A_CDC_MBHC_VOLT_B12_CTL__POR				(0x80)
1256 #define TAIKO_A_CDC_MBHC_CLK_CTL			(0x3DC)
1257 #define TAIKO_A_CDC_MBHC_CLK_CTL__POR				(0x00)
1258 #define TAIKO_A_CDC_MBHC_INT_CTL			(0x3DD)
1259 #define TAIKO_A_CDC_MBHC_INT_CTL__POR				(0x00)
1260 #define TAIKO_A_CDC_MBHC_DEBUG_CTL			(0x3DE)
1261 #define TAIKO_A_CDC_MBHC_DEBUG_CTL__POR				(0x00)
1262 #define TAIKO_A_CDC_MBHC_SPARE			(0x3DF)
1263 #define TAIKO_A_CDC_MBHC_SPARE__POR				(0x00)
1264 #define TAIKO_A_CDC_MAD_MAIN_CTL_1			(0x3E0)
1265 #define TAIKO_A_CDC_MAD_MAIN_CTL_1__POR				(0x00)
1266 #define TAIKO_A_CDC_MAD_MAIN_CTL_2			(0x3E1)
1267 #define TAIKO_A_CDC_MAD_MAIN_CTL_2__POR				(0x00)
1268 #define TAIKO_A_CDC_MAD_AUDIO_CTL_1			(0x3E2)
1269 #define TAIKO_A_CDC_MAD_AUDIO_CTL_1__POR				(0x00)
1270 #define TAIKO_A_CDC_MAD_AUDIO_CTL_2			(0x3E3)
1271 #define TAIKO_A_CDC_MAD_AUDIO_CTL_2__POR				(0x00)
1272 #define TAIKO_A_CDC_MAD_AUDIO_CTL_3			(0x3E4)
1273 #define TAIKO_A_CDC_MAD_AUDIO_CTL_3__POR				(0x00)
1274 #define TAIKO_A_CDC_MAD_AUDIO_CTL_4			(0x3E5)
1275 #define TAIKO_A_CDC_MAD_AUDIO_CTL_4__POR				(0x00)
1276 #define TAIKO_A_CDC_MAD_AUDIO_CTL_5			(0x3E6)
1277 #define TAIKO_A_CDC_MAD_AUDIO_CTL_5__POR				(0x00)
1278 #define TAIKO_A_CDC_MAD_AUDIO_CTL_6			(0x3E7)
1279 #define TAIKO_A_CDC_MAD_AUDIO_CTL_6__POR				(0x00)
1280 #define TAIKO_A_CDC_MAD_AUDIO_CTL_7			(0x3E8)
1281 #define TAIKO_A_CDC_MAD_AUDIO_CTL_7__POR				(0x00)
1282 #define TAIKO_A_CDC_MAD_AUDIO_CTL_8			(0x3E9)
1283 #define TAIKO_A_CDC_MAD_AUDIO_CTL_8__POR				(0x00)
1284 #define TAIKO_A_CDC_MAD_AUDIO_IIR_CTL_PTR			(0x3EA)
1285 #define TAIKO_A_CDC_MAD_AUDIO_IIR_CTL_PTR__POR				(0x00)
1286 #define TAIKO_A_CDC_MAD_AUDIO_IIR_CTL_VAL			(0x3EB)
1287 #define TAIKO_A_CDC_MAD_AUDIO_IIR_CTL_VAL__POR				(0x40)
1288 #define TAIKO_A_CDC_MAD_ULTR_CTL_1			(0x3EC)
1289 #define TAIKO_A_CDC_MAD_ULTR_CTL_1__POR				(0x00)
1290 #define TAIKO_A_CDC_MAD_ULTR_CTL_2			(0x3ED)
1291 #define TAIKO_A_CDC_MAD_ULTR_CTL_2__POR				(0x00)
1292 #define TAIKO_A_CDC_MAD_ULTR_CTL_3			(0x3EE)
1293 #define TAIKO_A_CDC_MAD_ULTR_CTL_3__POR				(0x00)
1294 #define TAIKO_A_CDC_MAD_ULTR_CTL_4			(0x3EF)
1295 #define TAIKO_A_CDC_MAD_ULTR_CTL_4__POR				(0x00)
1296 #define TAIKO_A_CDC_MAD_ULTR_CTL_5			(0x3F0)
1297 #define TAIKO_A_CDC_MAD_ULTR_CTL_5__POR				(0x00)
1298 #define TAIKO_A_CDC_MAD_ULTR_CTL_6			(0x3F1)
1299 #define TAIKO_A_CDC_MAD_ULTR_CTL_6__POR				(0x00)
1300 #define TAIKO_A_CDC_MAD_ULTR_CTL_7			(0x3F2)
1301 #define TAIKO_A_CDC_MAD_ULTR_CTL_7__POR				(0x00)
1302 #define TAIKO_A_CDC_MAD_BEACON_CTL_1			(0x3F3)
1303 #define TAIKO_A_CDC_MAD_BEACON_CTL_1__POR				(0x00)
1304 #define TAIKO_A_CDC_MAD_BEACON_CTL_2			(0x3F4)
1305 #define TAIKO_A_CDC_MAD_BEACON_CTL_2__POR				(0x00)
1306 #define TAIKO_A_CDC_MAD_BEACON_CTL_3			(0x3F5)
1307 #define TAIKO_A_CDC_MAD_BEACON_CTL_3__POR				(0x00)
1308 #define TAIKO_A_CDC_MAD_BEACON_CTL_4			(0x3F6)
1309 #define TAIKO_A_CDC_MAD_BEACON_CTL_4__POR				(0x00)
1310 #define TAIKO_A_CDC_MAD_BEACON_CTL_5			(0x3F7)
1311 #define TAIKO_A_CDC_MAD_BEACON_CTL_5__POR				(0x00)
1312 #define TAIKO_A_CDC_MAD_BEACON_CTL_6			(0x3F8)
1313 #define TAIKO_A_CDC_MAD_BEACON_CTL_6__POR				(0x00)
1314 #define TAIKO_A_CDC_MAD_BEACON_CTL_7			(0x3F9)
1315 #define TAIKO_A_CDC_MAD_BEACON_CTL_7__POR				(0x00)
1316 #define TAIKO_A_CDC_MAD_BEACON_CTL_8			(0x3FA)
1317 #define TAIKO_A_CDC_MAD_BEACON_CTL_8__POR				(0x00)
1318 #define TAIKO_A_CDC_MAD_BEACON_IIR_CTL_PTR			(0x3FB)
1319 #define TAIKO_A_CDC_MAD_BEACON_IIR_CTL_PTR__POR				(0x00)
1320 #define TAIKO_A_CDC_MAD_BEACON_IIR_CTL_VAL			(0x3FC)
1321 #define TAIKO_A_CDC_MAD_BEACON_IIR_CTL_VAL__POR				(0x00)
1322 
1323 /* Taiko v2+ registers */
1324 #define TAIKO_A_CDC_TX_1_GAIN			(0x153)
1325 #define TAIKO_A_CDC_TX_1_GAIN__POR			(0x02)
1326 #define TAIKO_A_CDC_TX_2_GAIN			(0x155)
1327 #define TAIKO_A_CDC_TX_2_GAIN__POR			(0x02)
1328 #define TAIKO_A_CDC_TX_1_2_ADC_IB		(0x156)
1329 #define TAIKO_A_CDC_TX_1_2_ADC_IB__POR			(0x44)
1330 #define TAIKO_A_CDC_TX_3_GAIN			(0x15D)
1331 #define TAIKO_A_CDC_TX_3_GAIN__POR			(0x02)
1332 #define TAIKO_A_CDC_TX_4_GAIN			(0x15F)
1333 #define TAIKO_A_CDC_TX_4_GAIN__POR			(0x02)
1334 #define TAIKO_A_CDC_TX_3_4_ADC_IB		(0x160)
1335 #define TAIKO_A_CDC_TX_3_4_ADC_IB__POR			(0x44)
1336 #define TAIKO_A_CDC_TX_5_GAIN			(0x167)
1337 #define TAIKO_A_CDC_TX_5_GAIN__POR			(0x02)
1338 #define TAIKO_A_CDC_TX_6_GAIN			(0x169)
1339 #define TAIKO_A_CDC_TX_6_GAIN__POR			(0x02)
1340 #define TAIKO_A_CDC_TX_5_6_ADC_IB		(0x16A)
1341 #define TAIKO_A_CDC_TX_5_6_ADC_IB__POR			(0x44)
1342 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL0		(0x270)
1343 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL0__POR		(0x00)
1344 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL1		(0x271)
1345 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL1__POR		(0x00)
1346 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL2		(0x272)
1347 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL2__POR		(0x00)
1348 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL3		(0x273)
1349 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL3__POR		(0x00)
1350 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL4		(0x274)
1351 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL4__POR		(0x00)
1352 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL5		(0x275)
1353 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL5__POR		(0x00)
1354 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL6		(0x276)
1355 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL6__POR		(0x00)
1356 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL7		(0x277)
1357 #define TAIKO_A_CDC_SPKR_CLIPDET_VAL7__POR		(0x00)
1358 #define TAIKO_A_CDC_VBAT_GAIN_UPD_MON		(0x2FA)
1359 #define TAIKO_A_CDC_VBAT_GAIN_UPD_MON__POR		(0x00)
1360 #define TAIKO_A_CDC_VBAT_GAIN_MON_VAL		(0x2FB)
1361 #define TAIKO_A_CDC_VBAT_GAIN_MON_VAL__POR		(0x00)
1362 #define TAIKO_A_CDC_PA_RAMP_B1_CTL		(0x361)
1363 #define TAIKO_A_CDC_PA_RAMP_B1_CTL__POR			(0x00)
1364 #define TAIKO_A_CDC_PA_RAMP_B2_CTL		(0x362)
1365 #define TAIKO_A_CDC_PA_RAMP_B2_CTL__POR			(0x00)
1366 #define TAIKO_A_CDC_PA_RAMP_B3_CTL		(0x363)
1367 #define TAIKO_A_CDC_PA_RAMP_B3_CTL__POR			(0x00)
1368 #define TAIKO_A_CDC_PA_RAMP_B4_CTL		(0x364)
1369 #define TAIKO_A_CDC_PA_RAMP_B4_CTL__POR			(0x00)
1370 #define TAIKO_A_CDC_SPKR_CLIPDET_B1_CTL		(0x365)
1371 #define TAIKO_A_CDC_SPKR_CLIPDET_B1_CTL__POR		(0x00)
1372 
1373 /* SLIMBUS Slave Registers */
1374 #define TAIKO_SLIM_PGD_PORT_INT_EN0                     (0x30)
1375 #define TAIKO_SLIM_PGD_PORT_INT_STATUS_RX_0             (0x34)
1376 #define TAIKO_SLIM_PGD_PORT_INT_STATUS_RX_1             (0x35)
1377 #define TAIKO_SLIM_PGD_PORT_INT_STATUS_TX_0             (0x36)
1378 #define TAIKO_SLIM_PGD_PORT_INT_STATUS_TX_1             (0x37)
1379 #define TAIKO_SLIM_PGD_PORT_INT_CLR_RX_0                (0x38)
1380 #define TAIKO_SLIM_PGD_PORT_INT_CLR_RX_1                (0x39)
1381 #define TAIKO_SLIM_PGD_PORT_INT_CLR_TX_0                (0x3A)
1382 #define TAIKO_SLIM_PGD_PORT_INT_CLR_TX_1                (0x3B)
1383 #define TAIKO_SLIM_PGD_PORT_INT_RX_SOURCE0		(0x60)
1384 #define TAIKO_SLIM_PGD_PORT_INT_TX_SOURCE0		(0x70)
1385 
1386 /* Macros for Packing Register Writes into a U32 */
1387 #define TAIKO_PACKED_REG_SIZE sizeof(u32)
1388 
1389 #define TAIKO_CODEC_PACK_ENTRY(reg, mask, val) ((val & 0xff)|\
1390 	((mask & 0xff) << 8)|((reg & 0xffff) << 16))
1391 
1392 #define TAIKO_CODEC_UNPACK_ENTRY(packed, reg, mask, val) \
1393 	do { \
1394 		((reg) = ((packed >> 16) & (0xffff))); \
1395 		((mask) = ((packed >> 8) & (0xff))); \
1396 		((val) = ((packed) & (0xff))); \
1397 	} while (0);
1398 
1399 #endif
1400