Home
last modified time | relevance | path

Searched refs:rt (Results 1 – 25 of 1177) sorted by relevance

12345678910>>...48

/external/mesa3d/src/gallium/drivers/svga/
Dsvga_pipe_blend.c155 perRT[i].blendEnable = bs->rt[i].blend_enable; in define_blend_state_object()
156 perRT[i].srcBlend = bs->rt[i].srcblend; in define_blend_state_object()
157 perRT[i].destBlend = bs->rt[i].dstblend; in define_blend_state_object()
158 perRT[i].blendOp = bs->rt[i].blendeq; in define_blend_state_object()
159 perRT[i].srcBlendAlpha = bs->rt[i].srcblend_alpha; in define_blend_state_object()
160 perRT[i].destBlendAlpha = bs->rt[i].dstblend_alpha; in define_blend_state_object()
161 perRT[i].blendOpAlpha = bs->rt[i].blendeq_alpha; in define_blend_state_object()
162 perRT[i].renderTargetWriteMask = bs->rt[i].writemask; in define_blend_state_object()
190 blend->rt[buffer].blend_enable = TRUE; in emulate_logicop()
191 blend->rt[buffer].srcblend = SVGA3D_BLENDOP_ONE; in emulate_logicop()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsMTInstrInfo.td46 dag OutOperandList = (outs GPR32Opnd:$rt);
48 string AsmString = !strconcat(instr_asm, "\t$rt");
55 dag InOperandList = (ins GPR32Opnd:$rt, uimm1:$u, uimm3:$sel, uimm1:$h);
56 string AsmString = "mftr\t$rd, $rt, $u, $sel, $h";
63 dag InOperandList = (ins GPR32Opnd:$rt, uimm1:$u, uimm3:$sel, uimm1:$h);
64 string AsmString = "mttr\t$rt, $rd, $u, $sel, $h";
71 dag InOperandList = (ins GPR32Opnd:$rt);
72 string AsmString = "fork\t$rd, $rs, $rt";
118 def MFTC0 : MipsAsmPseudoInst<(outs GPR32Opnd:$rd), (ins COP0Opnd:$rt,
120 "mftc0 $rd, $rt, $sel">, ASE_MT;
[all …]
DMicroMips32r6InstrFormats.td69 bits<5> rt;
76 let Inst{25-21} = rt;
82 bits<5> rt;
89 let Inst{25-21} = rt;
105 bits<2> rt;
111 let Inst{9-8} = rt;
118 bits<5> rt;
123 let Inst{25-21} = rt;
145 bits<5> rt;
151 let Inst{25-21} = rt;
[all …]
/external/toybox/toys/pending/
Droute.c192 static void get_next_params(char **argv, struct rtentry *rt, char **netmask) in get_next_params() argument
195 if (!strcmp(*argv, "reject")) rt->rt_flags |= RTF_REJECT; in get_next_params()
196 else if (!strcmp(*argv, "mod")) rt->rt_flags |= RTF_MODIFIED; in get_next_params()
197 else if (!strcmp(*argv, "dyn")) rt->rt_flags |= RTF_DYNAMIC; in get_next_params()
198 else if (!strcmp(*argv, "reinstate")) rt->rt_flags |= RTF_REINSTATE; in get_next_params()
204 rt->rt_metric = atolx_range(argv[1], 0, ULONG_MAX) + 1; in get_next_params()
208 unsigned int addr_mask = (((struct sockaddr_in *)&((rt)->rt_genmask))->sin_addr.s_addr); in get_next_params()
213 rt->rt_genmask = sock; in get_next_params()
216 if (!(rt->rt_flags & RTF_GATEWAY)) { in get_next_params()
217 if (!get_hostname(argv[1], (struct sockaddr_in *) &rt->rt_gateway)) in get_next_params()
[all …]
/external/iptables/extensions/
Dlibip6t_rt.txlate1 ip6tables-translate -A INPUT -m rt --rt-type 0 -j DROP
2 nft add rule ip6 filter INPUT rt type 0 counter drop
4 ip6tables-translate -A INPUT -m rt ! --rt-len 22 -j DROP
5 nft add rule ip6 filter INPUT rt hdrlength != 22 counter drop
7 ip6tables-translate -A INPUT -m rt --rt-segsleft 26 -j ACCEPT
8 nft add rule ip6 filter INPUT rt seg-left 26 counter accept
10 ip6tables-translate -A INPUT -m rt --rt-type 0 --rt-len 22 -j DROP
11 nft add rule ip6 filter INPUT rt type 0 rt hdrlength 22 counter drop
13 ip6tables-translate -A INPUT -m rt --rt-type 0 --rt-len 22 ! --rt-segsleft 26 -j ACCEPT
14 nft add rule ip6 filter INPUT rt type 0 rt seg-left != 26 rt hdrlength 22 counter accept
Dlibip6t_rt.t2 -m rt --rt-type 0 --rt-segsleft 1:23 --rt-len 42 --rt-0-res;=;OK
3 -m rt --rt-type 0 ! --rt-segsleft 1:23 ! --rt-len 42 --rt-0-res;=;OK
4 -m rt ! --rt-type 1 ! --rt-segsleft 12:23 ! --rt-len 42;=;OK
5 -m rt;=;OK
/external/tensorflow/tensorflow/python/ops/ragged/
Dragged_tensor_test.py130 rt = RaggedTensor.from_row_splits(
132 self.assertAllEqual(rt, [[3, 1, 4, 1], [], [5, 9, 2], [6], []])
133 del rt
143 for rt in (rt1, rt2, rt3, rt4, rt5):
144 self.assertAllEqual(rt, [[3, 1, 4, 1], [], [5, 9, 2], [6], []])
159 rt = RaggedTensor.from_nested_row_splits(
163 rt, [[[3, 1, 4, 1], [], [5, 9, 2]], [], [[6], []]])
164 del rt
167 rt = RaggedTensor.from_row_splits(
170 rt,
[all …]
Dragged_from_tensor_op_test.py358 rt = RaggedTensor.from_tensor(dt, lengths, padding, ragged_rank)
360 rt = RaggedTensor.from_tensor(dt, lengths, padding)
361 self.assertEqual(type(rt), RaggedTensor)
362 self.assertEqual(rt.ragged_rank, ragged_rank)
364 dt.shape.is_compatible_with(rt.shape),
365 '%s is incompatible with %s' % (dt.shape, rt.shape))
367 self.assertEqual(rt.shape.as_list(), expected_shape)
368 self.assertAllEqual(rt, expected)
376 rt = RaggedTensor.from_tensor(dt, ragged_rank=ragged_rank)
377 self.assertEqual(type(rt), RaggedTensor)
[all …]
/external/mesa3d/src/gallium/drivers/panfrost/
Dpan_blend_cso.c73 unsigned rt, in panfrost_get_blend_shader() argument
82 .rt = rt, in panfrost_get_blend_shader()
91 unsigned idx = blend->base.independent_blend_enable ? rt : 0; in panfrost_get_blend_shader()
93 if (blend->base.rt[idx].blend_enable) in panfrost_get_blend_shader()
94 key.equation = blend->base.rt[idx]; in panfrost_get_blend_shader()
128 struct pipe_rt_blend_state pipe = blend->rt[g]; in panfrost_create_blend_state()
130 struct panfrost_blend_rt *rt = &so->rt[c]; in panfrost_create_blend_state() local
134 rt->load_dest = true; in panfrost_create_blend_state()
138 rt->constant_mask = panfrost_blend_constant_mask(&pipe); in panfrost_create_blend_state()
139 rt->has_fixed_function = in panfrost_create_blend_state()
[all …]
Dpan_mfbd.c87 struct MALI_RENDER_TARGET *rt) in panfrost_mfbd_rt_init_format() argument
99 rt->swizzle = panfrost_translate_swizzle_4(swizzle); in panfrost_mfbd_rt_init_format()
104 rt->srgb = true; in panfrost_mfbd_rt_init_format()
109 rt->internal_format = fmt.internal; in panfrost_mfbd_rt_init_format()
110 rt->writeback_format = fmt.writeback; in panfrost_mfbd_rt_init_format()
120 rt->internal_format = in panfrost_mfbd_rt_init_format()
123 rt->writeback_format = panfrost_mfbd_raw_format(bits); in panfrost_mfbd_rt_init_format()
129 struct MALI_RENDER_TARGET *rt) in panfrost_mfbd_rt_set_buf() argument
146 rt->writeback_msaa = MALI_MSAA_LAYERED; in panfrost_mfbd_rt_set_buf()
148 rt->writeback_msaa = MALI_MSAA_AVERAGE; in panfrost_mfbd_rt_set_buf()
[all …]
/external/python/cpython3/Lib/lib2to3/tests/
Dtest_refactor.py42 def rt(self, options=None, fixers=_DEFAULT_FIXERS, explicit=None): member in TestRefactoringTool
46 rt = self.rt({"print_function" : True})
47 self.assertIs(rt.grammar, pygram.python_grammar_no_print_statement)
48 self.assertIs(rt.driver.grammar,
52 rt = self.rt()
53 self.assertFalse(rt.write_unchanged_files)
54 rt = self.rt({"write_unchanged_files" : True})
55 self.assertTrue(rt.write_unchanged_files)
139 rt = self.rt()
140 pre, post = rt.get_fixers()
[all …]
/external/python/cpython2/Lib/lib2to3/tests/
Dtest_refactor.py48 def rt(self, options=None, fixers=_DEFAULT_FIXERS, explicit=None): member in TestRefactoringTool
52 rt = self.rt({"print_function" : True})
53 self.assertIs(rt.grammar, pygram.python_grammar_no_print_statement)
54 self.assertIs(rt.driver.grammar,
58 rt = self.rt()
59 self.assertFalse(rt.write_unchanged_files)
60 rt = self.rt({"write_unchanged_files" : True})
61 self.assertTrue(rt.write_unchanged_files)
145 rt = self.rt()
146 pre, post = rt.get_fixers()
[all …]
/external/icu/icu4c/source/test/testdata/
DNumberFormatTestCases.txt14 rt: "0.###" 1.0 "1"
23 rt: "0" 1234 "1234"
33 rt: "@@@@" 0.0012 "0.001200"
36 rt: "@###" 0.00123 "0.00123"
37 rt: - 123000 "123000"
43 rt: - 123000 "123,000"
45 rt: - 0.9999 "0.9999"
47 rt: "@##E0" 20000 "2E4"
48 rt: - 27000 "2.7E4"
49 rt: - 27100 "2.71E4"
[all …]
/external/llvm/lib/Target/Mips/
DMicroMips32r6InstrFormats.td75 bits<5> rt;
82 let Inst{25-21} = rt;
88 bits<5> rt;
95 let Inst{25-21} = rt;
111 bits<2> rt;
117 let Inst{9-8} = rt;
124 bits<5> rt;
129 let Inst{25-21} = rt;
151 bits<5> rt;
157 let Inst{25-21} = rt;
[all …]
DMicroMips64r6InstrFormats.td15 bits<5> rt;
22 let Inst{25-21} = rt;
40 bits<5> rt;
48 let Inst{25-21} = rt;
57 bits<5> rt;
65 let Inst{20-16} = rt;
74 bits<5> rt;
81 let Inst{25-21} = rt;
90 bits<5> rt;
97 let Inst{25-21} = rt;
[all …]
/external/mesa3d/src/gallium/drivers/freedreno/a6xx/
Dfd6_blend.c82 const struct pipe_rt_blend_state *rt; in __fd6_setup_blend_variant() local
85 rt = &cso->rt[i]; in __fd6_setup_blend_variant()
87 rt = &cso->rt[0]; in __fd6_setup_blend_variant()
90 .rgb_src_factor = fd_blend_factor(rt->rgb_src_factor), in __fd6_setup_blend_variant()
91 .rgb_blend_opcode = blend_func(rt->rgb_func), in __fd6_setup_blend_variant()
92 .rgb_dest_factor = fd_blend_factor(rt->rgb_dst_factor), in __fd6_setup_blend_variant()
93 .alpha_src_factor = fd_blend_factor(rt->alpha_src_factor), in __fd6_setup_blend_variant()
94 .alpha_blend_opcode = blend_func(rt->alpha_func), in __fd6_setup_blend_variant()
95 .alpha_dest_factor = fd_blend_factor(rt->alpha_dst_factor), in __fd6_setup_blend_variant()
101 .component_enable = rt->colormask, in __fd6_setup_blend_variant()
[all …]
/external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/format/
DNumberFormatTestCases.txt16 rt: "0.###" 1.0 "1"
25 rt: "0" 1234 "1234"
35 rt: "@@@@" 0.0012 "0.001200"
38 rt: "@###" 0.00123 "0.00123"
39 rt: - 123000 "123000"
45 rt: - 123000 "123,000"
47 rt: - 0.9999 "0.9999"
49 rt: "@##E0" 20000 "2E4"
50 rt: - 27000 "2.7E4"
51 rt: - 27100 "2.71E4"
[all …]
/external/icu/android_icu4j/src/main/tests/android/icu/dev/test/format/
DNumberFormatTestCases.txt16 rt: "0.###" 1.0 "1"
25 rt: "0" 1234 "1234"
35 rt: "@@@@" 0.0012 "0.001200"
38 rt: "@###" 0.00123 "0.00123"
39 rt: - 123000 "123000"
45 rt: - 123000 "123,000"
47 rt: - 0.9999 "0.9999"
49 rt: "@##E0" 20000 "2E4"
50 rt: - 27000 "2.7E4"
51 rt: - 27100 "2.71E4"
[all …]
/external/mesa3d/src/gallium/drivers/freedreno/a3xx/
Dfd3_blend.c79 const struct pipe_rt_blend_state *rt; in fd3_blend_state_create() local
81 rt = &cso->rt[i]; in fd3_blend_state_create()
83 rt = &cso->rt[0]; in fd3_blend_state_create()
86 A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(fd_blend_factor(rt->rgb_src_factor)) | in fd3_blend_state_create()
87 A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(blend_func(rt->rgb_func)) | in fd3_blend_state_create()
88 A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(fd_blend_factor(rt->rgb_dst_factor)) | in fd3_blend_state_create()
89 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(fd_blend_factor(rt->alpha_src_factor)) | in fd3_blend_state_create()
90 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(blend_func(rt->alpha_func)) | in fd3_blend_state_create()
91 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(fd_blend_factor(rt->alpha_dst_factor)); in fd3_blend_state_create()
95 A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE(rt->colormask); in fd3_blend_state_create()
[all …]
/external/strace/tests-m32/
Dioctl_rtc.c43 print_rtc_time(const struct rtc_time *rt) in print_rtc_time() argument
47 rt->tm_sec, rt->tm_min, rt->tm_hour, in print_rtc_time()
48 rt->tm_mday, rt->tm_mon, rt->tm_year); in print_rtc_time()
51 rt->tm_wday, rt->tm_yday, rt->tm_isdst); in print_rtc_time()
77 TAIL_ALLOC_OBJECT_CONST_PTR(struct rtc_time, rt); in main()
78 fill_memory(rt, sizeof(*rt)); in main()
104 ioctl(-1, RTC_ALM_SET, rt); in main()
106 print_rtc_time(rt); in main()
114 ioctl(-1, RTC_SET_TIME, rt); in main()
116 print_rtc_time(rt); in main()
/external/strace/tests/
Dioctl_rtc.c43 print_rtc_time(const struct rtc_time *rt) in print_rtc_time() argument
47 rt->tm_sec, rt->tm_min, rt->tm_hour, in print_rtc_time()
48 rt->tm_mday, rt->tm_mon, rt->tm_year); in print_rtc_time()
51 rt->tm_wday, rt->tm_yday, rt->tm_isdst); in print_rtc_time()
77 TAIL_ALLOC_OBJECT_CONST_PTR(struct rtc_time, rt); in main()
78 fill_memory(rt, sizeof(*rt)); in main()
104 ioctl(-1, RTC_ALM_SET, rt); in main()
106 print_rtc_time(rt); in main()
114 ioctl(-1, RTC_SET_TIME, rt); in main()
116 print_rtc_time(rt); in main()
/external/strace/tests-mx32/
Dioctl_rtc.c43 print_rtc_time(const struct rtc_time *rt) in print_rtc_time() argument
47 rt->tm_sec, rt->tm_min, rt->tm_hour, in print_rtc_time()
48 rt->tm_mday, rt->tm_mon, rt->tm_year); in print_rtc_time()
51 rt->tm_wday, rt->tm_yday, rt->tm_isdst); in print_rtc_time()
77 TAIL_ALLOC_OBJECT_CONST_PTR(struct rtc_time, rt); in main()
78 fill_memory(rt, sizeof(*rt)); in main()
104 ioctl(-1, RTC_ALM_SET, rt); in main()
106 print_rtc_time(rt); in main()
114 ioctl(-1, RTC_SET_TIME, rt); in main()
116 print_rtc_time(rt); in main()
/external/mesa3d/src/gallium/drivers/freedreno/a2xx/
Dfd2_blend.c61 const struct pipe_rt_blend_state *rt = &cso->rt[0]; in fd2_blend_state_create() local
82 A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND(fd_blend_factor(rt->rgb_src_factor)) | in fd2_blend_state_create()
83 A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN(blend_func(rt->rgb_func)) | in fd2_blend_state_create()
84 A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND(fd_blend_factor(rt->rgb_dst_factor)); in fd2_blend_state_create()
87 unsigned alpha_src_factor = rt->alpha_src_factor; in fd2_blend_state_create()
93 A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN(blend_func(rt->alpha_func)) | in fd2_blend_state_create()
94 A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND(fd_blend_factor(rt->alpha_dst_factor)); in fd2_blend_state_create()
96 if (rt->colormask & PIPE_MASK_R) in fd2_blend_state_create()
98 if (rt->colormask & PIPE_MASK_G) in fd2_blend_state_create()
100 if (rt->colormask & PIPE_MASK_B) in fd2_blend_state_create()
[all …]
/external/mesa3d/src/mesa/state_tracker/
Dst_atom_blend.c213 blend->rt[i].colormask = GET_COLORMASK(ctx->Color.ColorMask, i); in st_update_blend()
230 !blend->rt[i].colormask) in st_update_blend()
236 blend->rt[i].blend_enable = 1; in st_update_blend()
237 blend->rt[i].rgb_func = in st_update_blend()
243 blend->rt[i].rgb_src_factor = PIPE_BLENDFACTOR_ONE; in st_update_blend()
244 blend->rt[i].rgb_dst_factor = PIPE_BLENDFACTOR_ONE; in st_update_blend()
247 blend->rt[i].rgb_src_factor = in st_update_blend()
249 blend->rt[i].rgb_dst_factor = in st_update_blend()
253 blend->rt[i].alpha_func = in st_update_blend()
259 blend->rt[i].alpha_src_factor = PIPE_BLENDFACTOR_ONE; in st_update_blend()
[all …]
/external/v8/src/codegen/mips64/
Dmacro-assembler-mips64.cc37 static inline bool IsZero(const Operand& rt) { in IsZero() argument
38 if (rt.is_reg()) { in IsZero()
39 return rt.rm() == zero_reg; in IsZero()
41 return rt.immediate() == 0; in IsZero()
376 void TurboAssembler::Addu(Register rd, Register rs, const Operand& rt) { in Addu() argument
377 if (rt.is_reg()) { in Addu()
378 addu(rd, rs, rt.rm()); in Addu()
380 if (is_int16(rt.immediate()) && !MustUseReg(rt.rmode())) { in Addu()
381 addiu(rd, rs, static_cast<int32_t>(rt.immediate())); in Addu()
387 li(scratch, rt); in Addu()
[all …]

12345678910>>...48